Digital Implementation

Latest Posts

Discussion

How ClkGroups are identified from sdc during cts spec file creation?

Category: Digital Implementation

By Rajesh Vembu
•
updated over 15 years ago by BobD

4 replies • 14711 views
Discussion

clock gating

Category: Digital Implementation

By The Universe
•
started over 15 years ago

0 replies • 12662 views
Discussion

how to move FTerms

Category: Digital Implementation

By Nataraja G
•
updated over 15 years ago by BobD

1 replies • 12885 views
Discussion

How to identify clock network objects in the design?

Category: Digital Implementation

By Rajesh Vembu
•
updated over 15 years ago by BobD

3 replies • 14492 views
Discussion

set_dont_use/setDontUse

Category: Digital Implementation

By prathima
•
updated over 15 years ago by prathima

2 replies • 4082 views
Discussion

How to get Connectivity Information between given modules

Category: Digital Implementation

By Nataraja G
•
updated over 15 years ago by BobD

8 replies • 17348 views
Discussion

command for deleting Regions

Category: Digital Implementation

By surajece01
•
updated over 15 years ago by surajece01

2 replies • 15668 views
Discussion

question about Encounter Library Characterizer

Category: Digital Implementation

By Nathen
•
updated over 15 years ago by SindyZeng

2 replies • 12905 views
Discussion

How to make SoC Encounter export Verilog with VDD/VSS pins

Category: Digital Implementation

By LogicWizard
•
updated over 15 years ago by wally1

3 replies • 2160 views
Discussion

coupling capacitances not included in the spf file

Category: Digital Implementation

By asinghct
•
updated over 15 years ago by Quek

1 replies • 14129 views
Discussion

Missing net and Cell Names-exporting gds2 from encounter , importing it in Caliber

Category: Digital Implementation

By asinghct
•
updated over 15 years ago by asinghct

16 replies • 18480 views
Discussion

Validate CDB noise model file

Category: Digital Implementation

By deeps
•
updated over 15 years ago by deeps

3 replies • 14420 views
Discussion

How to find ThroughPin(s) for generated clock

Category: Digital Implementation

By MMode
•
updated over 15 years ago by MMode

6 replies • 2783 views
Discussion

Is sign off LVS check neccessary for Encounter based PnR

Category: Digital Implementation

By Greatrebel
•
updated over 15 years ago by Kari

3 replies • 13833 views
Discussion

die size reduction techniques

Category: Digital Implementation

By Rajesh Vembu
•
started over 15 years ago

0 replies • 12635 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.