• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Getting list of all the power domain nets

    Category: Digital Implementation

    By vicky

    •

    updated over 17 years ago by JZ Huo

    1 replies • 15741 views
  • Discussion

    how to use create_op_cond problem

    Category: Digital Implementation

    By dota

    •

    updated over 17 years ago by Ramakrishna

    1 replies • 15112 views
  • Discussion

    CTS considering Level shifters

    Category: Digital Implementation

    By Rajesh Vembu

    •

    updated over 17 years ago by Ramakrishna

    2 replies • 15401 views
  • Discussion

    TLF and .LIB

    Category: Digital Implementation

    By gops

    •

    updated over 17 years ago by Kari

    1 replies • 16686 views
  • Discussion

    floorplan without initial core size

    Category: Digital Implementation

    By naderi

    •

    updated over 17 years ago by naderi

    2 replies • 15183 views
  • Discussion

    SOCEncounter is not fixing hold violation

    Category: Digital Implementation

    By Sowjanya

    •

    updated over 17 years ago by Kari

    6 replies • 18839 views
  • Discussion

    sroute options for connecting power domain ring to power pad

    Category: Digital Implementation

    By archive

    •

    updated over 17 years ago by deeps

    4 replies • 18256 views
  • Discussion

    marked dont_use in the library

    Category: Digital Implementation

    By naderi

    •

    updated over 17 years ago by Kari

    1 replies • 15358 views
  • Discussion

    Warning while loading the LEF file of an AMS (autriamicrosystems) RAM

    Category: Digital Implementation

    By Willbe

    •

    updated over 17 years ago by Kari

    1 replies • 15186 views
  • Discussion

    Timing path sum is not correct?

    Category: Digital Implementation

    By eminemshow

    •

    updated over 17 years ago by dlferrao

    1 replies • 15236 views
  • Discussion

    How to handle multiple physical IO pins for a single port?

    Category: Digital Implementation

    By archive

    •

    updated over 17 years ago by Tongju

    9 replies • 21476 views
  • Discussion

    avoiding cells with multiple inputs

    Category: Digital Implementation

    By designer

    •

    updated over 17 years ago by designer

    4 replies • 15689 views
  • Discussion

    reportDanglingPort command problem

    Category: Digital Implementation

    By dota

    •

    updated over 17 years ago by BobD

    2 replies • 14913 views
  • Discussion

    Simulating 1.8v iocell at 1.2v

    Category: Digital Implementation

    By gops

    •

    started over 17 years ago

    0 replies • 14170 views
  • Discussion

    IO pad powersupply

    Category: Digital Implementation

    By gops

    •

    updated over 17 years ago by Kari

    1 replies • 15134 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information