Digital Implementation

Latest Posts

Discussion

Antenna violations

Category: Digital Implementation

By kulprashant
•
updated over 16 years ago by Kari

3 replies • 15162 views
Discussion

Process antenna violation?

Category: Digital Implementation

By Hoang Nguyen
•
updated over 16 years ago by Hoang Nguyen

6 replies • 19410 views
Discussion

Removing buffers

Category: Digital Implementation

By designer
•
updated over 16 years ago by designer

2 replies • 13315 views
Discussion

scale properties between technologies

Category: Digital Implementation

By adi84
•
updated over 16 years ago by adi84

2 replies • 12996 views
Discussion

Clock grouping techniques/ methodology

Category: Digital Implementation

By Rajesh Vembu
•
updated over 16 years ago by BobD

3 replies • 16007 views
Discussion

Floorplanning issues

Category: Digital Implementation

By kulprashant
•
updated over 16 years ago by lisiang

1 replies • 13007 views
Discussion

PD aware routing

Category: Digital Implementation

By vicky
•
started over 16 years ago

0 replies • 12484 views
Discussion

colck_uncertainty

Category: Digital Implementation

By 290702500
•
updated over 16 years ago by 290702500

2 replies • 13508 views
Discussion

Timing constraint files

Category: Digital Implementation

By kulprashant
•
updated over 16 years ago by Kari

3 replies • 17115 views
Discussion

CTS for MMMC designs

Category: Digital Implementation

By Rajesh Vembu
•
updated over 16 years ago by Rajesh Vembu

2 replies • 12981 views
Discussion

Manual pin placement: short errors at Floorplan stage

Category: Digital Implementation

By kulprashant
•
updated over 16 years ago by Kari

5 replies • 15665 views
Discussion

creating feedthroughs for a power domain

Category: Digital Implementation

By vicky
•
updated over 17 years ago by vicky

3 replies • 15112 views
Discussion

Problems with synthesis using RTL compiler and PKS

Category: Digital Implementation

By Renee
•
updated over 17 years ago by grasshopper

2 replies • 13956 views
Discussion

Can SRoute route to the line shape pin of Vdd and GND?

Category: Digital Implementation

By Renee
•
updated over 17 years ago by Kari

3 replies • 13486 views
Discussion

xilinx xc9500 and orcad

Category: Digital Implementation

By jyoung
•
updated over 17 years ago by archive

1 replies • 12907 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.