Digital Implementation

Latest Posts

Discussion

how to the error "Size of cell PADI45(80000,141660) is not an integer multiple of its site IOSite(20,400000)"

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

1 replies • 544 views
Discussion

LVS after place&route may fail due to clock tree buffers

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

4 replies • 1711 views
Discussion

Using a PSpice advanced part into a subcircuit

Category: Digital Implementation

By archive
•
updated over 17 years ago by NewYorkSteve

1 replies • 12949 views
Discussion

avoid use of certain cells within a subdesign

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

1 replies • 13109 views
Discussion

how could FE extract coupled C when doing timeDesign?

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

3 replies • 13307 views
Discussion

Regarding sample dofile for in lec verify mode

Category: Digital Implementation

By admin
•
updated over 17 years ago by admin

1 replies • 13293 views
Discussion

How to get area results in Micron

Category: Digital Implementation

By admin
•
updated over 17 years ago by admin

3 replies • 13426 views
Discussion

1 question on command 'congOpt'

Category: Digital Implementation

By archive
•
started over 17 years ago

0 replies • 5213 views
Discussion

Encounter buffer footprint

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

5 replies • 14676 views
Discussion

clockSpiceOut

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

1 replies • 12817 views
Discussion

CDC2FAB

Category: Digital Implementation

By archive
•
started over 17 years ago

0 replies • 12696 views
Discussion

Running a script on Package library...

Category: Digital Implementation

By admin
•
started over 17 years ago

0 replies • 12494 views
Discussion

Adding power ring along IO

Category: Digital Implementation

By archive
•
started over 17 years ago

0 replies • 13639 views
Discussion

All, I need good idea when making CTS of clock gating structures.

Category: Digital Implementation

By archive
•
updated over 17 years ago by archive

2 replies • 13321 views
Discussion

setup optimisation without sdc file

Category: Digital Implementation

By admin
•
updated over 17 years ago by archive

1 replies • 13051 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.