Digital Implementation

Latest Posts

Discussion

Stylus flowtool

Category: Digital Implementation

By ccrumpnc
•
updated over 3 years ago by agelababypo

6 replies • 26105 views
Discussion

innovus saveNetlist issue (UPF_IS_1)

Category: Digital Implementation

By HappyHaHa
•
updated over 3 years ago by gavesit

2 replies • 11408 views
Discussion

report wire length in innovus timing report

Category: Digital Implementation

By cyll
•
updated over 3 years ago by Andrew Beckett

3 replies • 13031 views
Discussion

route_special VDD VSS not interleaved.

Category: Digital Implementation

By Bentley
•
updated over 3 years ago by Bentley

1 replies • 12968 views
Discussion

MMMC cdB library in Voltus or Tempus 21.10

Category: Digital Implementation

By jeffreypr293
•
updated over 3 years ago by Hugdfig

1 replies • 11809 views
Discussion

[Innovus] create_generated_clock giving strange error TA-152

Category: Digital Implementation

By Nader Fathy
•
updated over 3 years ago by Nader Fathy

9 replies • 18424 views
Discussion

[Innovus] report the fanout of ICG

Category: Digital Implementation

By hammercui
•
updated over 4 years ago by hammercui

6 replies • 17094 views
Discussion

flowkit flowtool dist.py other grid useage namely SGE

Category: Digital Implementation

By Matt Hutson
•
updated over 4 years ago by Matt Hutson

2 replies • 12347 views
Discussion

Creating a LEF using Innovus

Category: Digital Implementation

By mak22
•
updated over 4 years ago by gjyuo

1 replies • 12698 views
Discussion

Liberate "define_leafcell" for a four terminal HBT

Category: Digital Implementation

By Zakaraya
•
updated over 4 years ago by Hugdfig

1 replies • 1868 views
Discussion

[INNOVUS] Pin assignment with hard macros

Category: Digital Implementation

By TomBradyVLSI
•
started over 4 years ago

0 replies • 11835 views
Discussion

warning: global net connections have not been applied to the instance!

Category: Digital Implementation

By Clara Dong
•
updated over 4 years ago by Clara Dong

2 replies • 13900 views
Discussion

how can i get the same result of timing analysis from EDI and Tempus?

Category: Digital Implementation

By justlikegod
•
updated over 4 years ago by DimoM

1 replies • 13016 views
Discussion

[INNOVUS] Automatic Placement with Hierarchal "Top Down" design?

Category: Digital Implementation

By TomBradyVLSI
•
updated over 4 years ago by DimoM

1 replies • 4456 views
Discussion

Error while parsing Timer report file in Timing Report Validation Flow of Conformal Constraints designer

Category: Digital Implementation

By FormerMember
•
started over 4 years ago

0 replies • 10824 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.