Digital Implementation

Latest Posts

Discussion

Pelle Pelle Leather jackets, the jackets you never wore before

Category: Digital Implementation

By johngram
•
updated over 3 years ago by emmaz246

1 replies • 10661 views
Discussion

innovus command

Category: Digital Implementation

By san2696
•
updated over 3 years ago by DimoM

1 replies • 16588 views
Discussion

When to use IEEE 1500 vs IEEE1687

Category: Digital Implementation

By EELearner24
•
started over 3 years ago

0 replies • 10453 views
Discussion

cadence genus power report for combinational circuits

Category: Digital Implementation

By NKFET
•
updated over 3 years ago by DimoM

1 replies • 12065 views
Discussion

INNOVUS sroute error: not a CUT LAYER

Category: Digital Implementation

By Bowen Xia
•
updated over 3 years ago by Bowen Xia

3 replies • 12102 views
Discussion

common end point for hold fixes

Category: Digital Implementation

By vkad747
•
updated over 3 years ago by DimoM

1 replies • 10865 views
Discussion

Chicago Jackets

Category: Digital Implementation

By Chicago Jackets
•
started over 3 years ago

0 replies • 8782 views
Discussion

Genus Synthesis 15.2 vs 20.1

Category: Digital Implementation

By Azr
•
updated over 3 years ago by Azr

2 replies • 11838 views
Discussion

Netlist Power Analysis Flow with RTL Stimulus

Category: Digital Implementation

By dariomonti
•
updated over 3 years ago by mattiedaniels12

5 replies • 14254 views
Discussion

Creating power\ground pins for digital modules

Category: Digital Implementation

By Tom Urkin
•
updated over 3 years ago by albertsilver

4 replies • 8787 views
Discussion

set_db cts_clustering_source_group_max_cloned_fraction 0.2

Category: Digital Implementation

By hammercui
•
updated over 3 years ago by william406

3 replies • 12843 views
Discussion

Correlated Corners

Category: Digital Implementation

By Ismat
•
started over 3 years ago

0 replies • 10090 views
Discussion

Understanding the exact definition of capacitances reported in the stdcells.report by Voltus in order to reuse for making power-domain decoupling models for EMC simulations

Category: Digital Implementation

By Herge
•
started over 3 years ago

0 replies • 9559 views
Discussion

How to keep specific Net Wires Spacing out with other net wires

Category: Digital Implementation

By ArcherGong
•
updated over 3 years ago by ArcherGong

4 replies • 14399 views
Discussion

[INNOVUS] Performing top level implementation for hierarchal/block IC design ("Bottom Up" approach)

Category: Digital Implementation

By TomBradyVLSI
•
updated over 3 years ago by henny123

2 replies • 6968 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.