• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    CPF Error during Check place

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14914 views
  • Discussion

    how to accelerate placement in large design?

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 15683 views
  • Discussion

    generating stream map file

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 15222 views
  • Discussion

    what is the default input transition for reg clk pin during preCTS stage?

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 15493 views
  • Discussion

    About SOCE WARNING TA-908

    Category: Digital Implementation

    By archive

    •

    started over 18 years ago

    0 replies • 14254 views
  • Discussion

    HOLD FIX FLOW IN ENCOUNTER

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    6 replies • 21308 views
  • Discussion

    Regarding Fire & Ice tool Manual

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 6125 views
  • Discussion

    Rectilinear floorplan

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 20395 views
  • Discussion

    how to reduce power dissipation in deep submicron....

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    6 replies • 16734 views
  • Discussion

    test ports, test circiuts in conformal compare

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14716 views
  • Discussion

    about endcap and decap cells

    Category: Digital Implementation

    By archive

    •

    started over 18 years ago

    0 replies • 14750 views
  • Discussion

    Spend a few min. on the "2007 top care -about survey"

    Category: Digital Implementation

    By archive

    •

    started over 18 years ago

    0 replies • 414 views
  • Discussion

    Can CTS stop tracing on hierarchical module ports?

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    20 replies • 24714 views
  • Discussion

    clock buffers can't be used during CTS

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 4993 views
  • Discussion

    How to change the net object attribute in SOC61U1

    Category: Digital Implementation

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 15251 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information