• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How can I specify the number of cores RTL compiler uses for processing?

    Category: Digital Implementation

    By mamsadegh

    •

    updated over 15 years ago by grasshopper

    1 replies • 16230 views
  • Discussion

    ELC - illegal "complementary" in gate file

    Category: Digital Implementation

    By MzQuarter

    •

    started over 15 years ago

    0 replies • 477 views
  • Discussion

    Inserting diode in fixing antenna

    Category: Digital Implementation

    By MaK78

    •

    updated over 15 years ago by MaK78

    5 replies • 19812 views
  • Discussion

    *Fence* *SRC* *MME* Buffers in Clock Tree

    Category: Digital Implementation

    By Nataraja G

    •

    updated over 15 years ago by Nataraja G

    2 replies • 15211 views
  • Discussion

    Multiple Pin Metal Layer

    Category: Digital Implementation

    By Kevin P Thomas

    •

    updated over 15 years ago by Kari

    1 replies • 14916 views
  • Discussion

    route selected nets using nanoroute

    Category: Digital Implementation

    By fallfly

    •

    updated over 15 years ago by Kari

    1 replies • 15609 views
  • Discussion

    Changing the floorplan origin

    Category: Digital Implementation

    By Shivareddy

    •

    updated over 15 years ago by Kari

    1 replies • 15119 views
  • Discussion

    WIDE METAL ROUTES

    Category: Digital Implementation

    By tiEngr

    •

    updated over 15 years ago by Kari

    1 replies • 15108 views
  • Discussion

    Digital Physical Design

    Category: Digital Implementation

    By Shaumik

    •

    updated over 15 years ago by Kari

    1 replies • 14873 views
  • Discussion

    Need Help Troubleshooting SOC Encounter Violations

    Category: Digital Implementation

    By INSANI

    •

    updated over 15 years ago by Kari

    1 replies • 15594 views
  • Discussion

    clock tree file creation for multiple PLL scenario

    Category: Digital Implementation

    By gops

    •

    updated over 15 years ago by Kari

    1 replies • 14794 views
  • Discussion

    Wires and standard cell buffers not in the bus guide after CTS and optDesign

    Category: Digital Implementation

    By enoorsal

    •

    updated over 15 years ago by Kari

    1 replies • 14824 views
  • Discussion

    crosstalk delta delay in report_timing format

    Category: Digital Implementation

    By KVBABU

    •

    updated over 15 years ago by Kari

    3 replies • 18636 views
  • Discussion

    Question About " set_dont_touch "

    Category: Digital Implementation

    By IEEE Chairman

    •

    updated over 15 years ago by Kari

    1 replies • 1251 views
  • Discussion

    congestion problem

    Category: Digital Implementation

    By gops

    •

    updated over 15 years ago by Kari

    1 replies • 15430 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information