• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    spare logic is not tied up/down properly after ECO route

    Category: Digital Implementation

    By achilles

    •

    updated over 14 years ago by J2mh

    1 replies • 1180 views
  • Discussion

    Encounter Library Characterizer alf2vhdl problem

    Category: Digital Implementation

    By eklikeroomys

    •

    updated over 14 years ago by J2mh

    1 replies • 14597 views
  • Discussion

    How to calculate the channel spacing between macros?

    Category: Digital Implementation

    By Ashok Nellore

    •

    updated over 14 years ago by J2mh

    1 replies • 20126 views
  • Discussion

    ncelab: segmentation of a signal

    Category: Digital Implementation

    By konx

    •

    updated over 14 years ago by diablo

    5 replies • 15717 views
  • Discussion

    report_transitive_fanin

    Category: Digital Implementation

    By jaso

    •

    started over 14 years ago

    0 replies • 14309 views
  • Discussion

    From Verilog to layout - Flow problems

    Category: Digital Implementation

    By konx

    •

    started over 14 years ago

    0 replies • 1180 views
  • Discussion

    Proving that a given netlist A results in better layout than netlist B

    Category: Digital Implementation

    By asinghct

    •

    updated over 14 years ago by Kari

    1 replies • 14675 views
  • Discussion

    Consider a std cell as a macro to do sroute

    Category: Digital Implementation

    By lohith21

    •

    updated over 14 years ago by Kari

    5 replies • 16318 views
  • Discussion

    How can I cut a routing blockage in FE?

    Category: Digital Implementation

    By archive

    •

    updated over 14 years ago by patrice06

    7 replies • 20685 views
  • Discussion

    Encounter / TimeDesign / ClkGate

    Category: Digital Implementation

    By Yemelya

    •

    updated over 14 years ago by Kari

    3 replies • 15618 views
  • Discussion

    Running time with VCD annotation

    Category: Digital Implementation

    By vaswan

    •

    updated over 14 years ago by Scrivner

    1 replies • 14922 views
  • Discussion

    Confusion related to fixing setup violation using ECO.....................:(

    Category: Digital Implementation

    By Hardeep

    •

    started over 14 years ago

    0 replies • 14515 views
  • Discussion

    placeDesign uses trialRoute

    Category: Digital Implementation

    By Johann Glaser

    •

    started over 14 years ago

    0 replies • 14667 views
  • Discussion

    "optDesign -preCTS" doesn't seem to be optimizing

    Category: Digital Implementation

    By Brannon

    •

    updated over 14 years ago by Brannon

    2 replies • 3202 views
  • Discussion

    How can I specify the number of cores RTL compiler uses for processing?

    Category: Digital Implementation

    By mamsadegh

    •

    updated over 14 years ago by grasshopper

    1 replies • 16045 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information