• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Compatibility problem between ELC and Verilog-A

    Category: Digital Implementation

    By Bastien

    •

    updated over 14 years ago by rangha

    1 replies • 14770 views
  • Discussion

    Number of clock gated components

    Category: Digital Implementation

    By Shivareddy

    •

    updated over 14 years ago by wally1

    3 replies • 15268 views
  • Discussion

    a doubt while designing a cmos inverter in cadence 614

    Category: Digital Implementation

    By suman samui

    •

    started over 14 years ago

    0 replies • 14086 views
  • Discussion

    Timing Engine isues **ERROR: (TA-152) complaining about generated clock edges (was: an Error during placement?)

    Category: Digital Implementation

    By icmaple

    •

    updated over 14 years ago by Shivareddy

    5 replies • 22078 views
  • Discussion

    How to get screen copies under specific view condition

    Category: Digital Implementation

    By Teru

    •

    updated over 14 years ago by Teru

    1 replies • 14696 views
  • Discussion

    ELC library charachterization: db_prepare, gate file

    Category: Digital Implementation

    By scudex

    •

    started over 14 years ago

    0 replies • 14136 views
  • Discussion

    optDesign removes fillers

    Category: Digital Implementation

    By Johann Glaser

    •

    updated over 14 years ago by Johann Glaser

    4 replies • 18447 views
  • Discussion

    SDF Errors

    Category: Digital Implementation

    By tswong

    •

    updated over 14 years ago by MzQuarter

    5 replies • 20850 views
  • Discussion

    DEF import to Virtuoso

    Category: Digital Implementation

    By superman321

    •

    updated over 14 years ago by scudex

    4 replies • 17136 views
  • Discussion

    SDF Errors: ncelab: *W,SDFGENNF

    Category: Digital Implementation

    By legolas

    •

    started over 14 years ago

    0 replies • 739 views
  • Discussion

    ETV Vs Spice cell delay Values

    Category: Digital Implementation

    By deeps

    •

    started over 14 years ago

    0 replies • 14138 views
  • Discussion

    About dbCommands

    Category: Digital Implementation

    By Vio719

    •

    updated over 14 years ago by Vio719

    2 replies • 14977 views
  • Discussion

    clk nets change to dontTouchNets during CTS in Low-power Design.

    Category: Digital Implementation

    By kkhhh

    •

    started over 14 years ago

    0 replies • 14171 views
  • Discussion

    Hspice memory error

    Category: Digital Implementation

    By superman321

    •

    started over 14 years ago

    0 replies • 14687 views
  • Discussion

    hoho, Bob, 1 question again for CTS

    Category: Digital Implementation

    By archive

    •

    updated over 14 years ago by BobD

    7 replies • 16469 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information