Functional Verification

Latest Posts

Discussion

Jasper connectivity check

Category: Functional Verification

By sraghapx

$usertype
•
updated over 9 years ago by sraghapx

7 replies • 27257 views
Discussion

Tutorial on NCsim

Category: Functional Verification

By ReubenMijares

$usertype
•
updated over 9 years ago by StephenH

5 replies • 36027 views
Discussion

forcing signal to hierarchical connection in SystemVerilog when in interactive mode

Category: Functional Verification

By Almendrico

$usertype
•
updated over 9 years ago by Almendrico

4 replies • 19633 views
Discussion

Missing symbols in UCIS shared library

Category: Functional Verification

By Abdulhamid

$usertype
•
updated over 9 years ago by StephenH

1 replies • 13922 views
Discussion

bind procedure doesn't work if target VHDL unit is from a library

Category: Functional Verification

By Marius Ciurea

$usertype
•
started over 9 years ago

0 replies • 1593 views
Discussion

how can i dump depth 1 level by $shm_probe

Category: Functional Verification

By JBPARK

$usertype
•
started over 9 years ago

0 replies • 13912 views
Discussion

Several entity/architecture pairs for the the same cell?

Category: Functional Verification

By LuisGutierrez

$usertype
•
started over 9 years ago

0 replies • 500 views
Discussion

Color highlighting SimVision's console

Category: Functional Verification

By freitas

$usertype
•
updated over 9 years ago by Doug Koslow

3 replies • 3044 views
Discussion

Viewing Verilog Tasks in Simvision

Category: Functional Verification

By tcatkins

$usertype
•
updated over 9 years ago by tcatkins

1 replies • 15283 views
Discussion

compilation error

Category: Functional Verification

By chandanc11

$usertype
•
started over 9 years ago

0 replies • 13412 views
Discussion

Any alternative way to connect an internal DUT's signals to TB's interface's modport?

Category: Functional Verification

By Rama Kishore

$usertype
•
updated over 9 years ago by Rama Kishore

2 replies • 6997 views
Discussion

IRUN command to change the Assertion severity level

Category: Functional Verification

By mahee424

$usertype
•
updated over 9 years ago by StephenH

5 replies • 20395 views
Discussion

cover property evaluation error

Category: Functional Verification

By mahee424

$usertype
•
updated over 9 years ago by mahee424

2 replies • 14895 views
Discussion

Query regarding the usage of analog assertions in systemverilog file

Category: Functional Verification

By susanta

$usertype
•
updated over 9 years ago by tpylant

6 replies • 17261 views
Discussion

Redirect Spectre results to buffer

Category: Functional Verification

By Khenglish

$usertype
•
updated over 9 years ago by Khenglish

2 replies • 14197 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.