Functional Verification

Latest Posts

Discussion

How do I map signal values to meaningful string in simvision?

Category: Functional Verification

By avidanefody

$usertype
•
updated over 4 years ago by avidanefody

4 replies • 16509 views
Discussion

Question: How to use -incdir with reg_verifier

Category: Functional Verification

By Amr Saleem

$usertype
•
updated over 4 years ago by StephenH

1 replies • 2192 views
Discussion

forcing the creation of a vcd file

Category: Functional Verification

By freitas

$usertype
•
updated over 4 years ago by rkaur9

14 replies • 34422 views
Discussion

Enable probes via tcl script at certain time or event

Category: Functional Verification

By Pedro P

$usertype
•
updated over 4 years ago by StephenH

1 replies • 11938 views
Discussion

$fscanf: reading a file and extracting a particular word or string or args

Category: Functional Verification

By MaheshKumar

$usertype
•
started over 4 years ago

0 replies • 11830 views
Discussion

make xcellium process command display only uvm processes?

Category: Functional Verification

By avidanefody

$usertype
•
updated over 4 years ago by StephenH

4 replies • 12648 views
Discussion

Xcelium Functional Coverage

Category: Functional Verification

By Sparsh Gupta

$usertype
•
updated over 4 years ago by StephenH

6 replies • 36439 views
Discussion

Functional Coverage using IMC

Category: Functional Verification

By sriganeshd

$usertype
•
updated over 4 years ago by mukukr

6 replies • 28451 views
Discussion

System Verilog Functional Coverage using NCSIM

Category: Functional Verification

By ndalia

$usertype
•
updated over 4 years ago by mukukr

8 replies • 23904 views
Discussion

[vManager] Questions about Exclude options for Code coverage improvement

Category: Functional Verification

By vqnguyen

$usertype
•
updated over 4 years ago by vqnguyen

2 replies • 16320 views
Discussion

SV: How to name an unnamed block

Category: Functional Verification

By SysTom

$usertype
•
updated over 4 years ago by Brats

6 replies • 26824 views
Discussion

xmsim/BSSXCD = The element count of bit-stream has reached to a value that can cross the integer range in case anymore element gets added to bit-stream

Category: Functional Verification

By Nandeesha

$usertype
•
updated over 4 years ago by muffi

1 replies • 2532 views
Discussion

probe tcl syntax to save variables inside automatic tasks in systemverilog

Category: Functional Verification

By dtodorov

$usertype
•
updated over 4 years ago by StephenH

2 replies • 14827 views
Discussion

Fresh Incisive installation using IScape

Category: Functional Verification

By musazal

$usertype
•
updated over 4 years ago by musazal

4 replies • 13363 views
Discussion

Simvision: xmsim: *E,TRRANGEC: range constraint violation

Category: Functional Verification

By quantumion

$usertype
•
updated over 4 years ago by StephenH

1 replies • 4482 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.