• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    What is wrong with this code ? I'm trying to use a Queue of classes..

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 1940 views
  • Discussion

    Poor SystemVerilog Support in NC?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 19116 views
  • Discussion

    ncsim out-of-memory when enabling code coverage

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 18812 views
  • Discussion

    Using Artisan standard cells in Verilog??

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 14529 views
  • Discussion

    keeping rst asserted n clocks into the proof

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15363 views
  • Discussion

    modeling a constraint for a signal that is only high once (ever)

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 16489 views
  • Discussion

    Property transformations

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15867 views
  • Discussion

    multiple binding (star configuration) of method/event port

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 1839 views
  • Discussion

    Verilog model of PSL

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 16832 views
  • Discussion

    verification of connectivity at top-level

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14916 views
  • Discussion

    PSL endpoints and ended()

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    12 replies • 22539 views
  • Discussion

    DPI Example

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15462 views
  • Discussion

    Need help regarding interface usage in Systemverilog...

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 17307 views
  • Discussion

    ncsim for System Verilog

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 18037 views
  • Discussion

    Tip of the Week: Reinvoke - Rerunning proof after making rtl or assertion changes

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 819 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information