• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Functional Coverage in Transaction Class

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16926 views
  • Discussion

    Using the Forum

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 16796 views
  • Discussion

    Creating a Queue of Classes

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16179 views
  • Discussion

    Manipulating Strings Using DPI

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 16243 views
  • Discussion

    using tcl commands in class tasks/functions..

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 2489 views
  • Discussion

    Manipulating Unpacked Arrays using DPI

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 15850 views
  • Discussion

    Share Queue between class?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16764 views
  • Discussion

    SystemVerilog Data-types (code)

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 30385 views
  • Discussion

    Pass string to $system in SystemVerilog?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 20945 views
  • Discussion

    SV transaction sequence dependency constraint?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 17353 views
  • Discussion

    uRM task-level interface?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15511 views
  • Discussion

    compile SystemVerilog and Verilog separately?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    8 replies • 21656 views
  • Discussion

    Creating fifo channel between class objects

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 17082 views
  • Discussion

    Three new SystemVerilog EZ-Start appnotes and code examples

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14988 views
  • Discussion

    Clocking Block assignment bug in IUS583?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16203 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information