• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    ENUM Types for StateMachines

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 19782 views
  • Discussion

    interface for bidirectional pins

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 16051 views
  • Discussion

    Hierarchical reference not allowed from within a package.

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 26396 views
  • Discussion

    Using HAL

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 18819 views
  • Discussion

    ncelab: *F,INTERR: INTERNAL ERROR , debug

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 4497 views
  • Discussion

    DPI and Classes

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 20240 views
  • Discussion

    verilog user manua build-in functions guidel

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14948 views
  • Discussion

    Overloading $error in SVA under NCSIM

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 19402 views
  • Discussion

    Multiple Classes per Package

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 15892 views
  • Discussion

    DPI which can talk C++

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 18322 views
  • Discussion

    Calling VHDL procedures in SystemVerilog Testbench.

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    14 replies • 24533 views
  • Discussion

    sys. verilog code - need explanation

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 2193 views
  • Discussion

    IE spell check not enabled for Mozilla?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15952 views
  • Discussion

    Example Test Bench Using Interface and Classes

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15366 views
  • Discussion

    Real numbers multiplication

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 16041 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information