• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    CDNLive! 2007: What will YOU be looking out for?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15438 views
  • Discussion

    Replication Patterns

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 17898 views
  • Discussion

    problem:: Functional coverage analysis

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14786 views
  • Discussion

    vhdl & system verilog

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    10 replies • 11651 views
  • Discussion

    dynamic probes

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15956 views
  • Discussion

    Check write only register functionality

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 16439 views
  • Discussion

    N unique stable data vectors

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15768 views
  • Discussion

    Coverage on checks

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14730 views
  • Discussion

    vhdl & system verilog

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 5762 views
  • Discussion

    Specman debug survey

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14781 views
  • Discussion

    Verilog/SystemVerilog mixing ncsim Fatal error?

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 4206 views
  • Discussion

    forall and endpoint/ended

    Category: Functional Verification

    By archive

    •

    started over 19 years ago

    0 replies • 680 views
  • Discussion

    ENUM Types for StateMachines

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 19535 views
  • Discussion

    interface for bidirectional pins

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15912 views
  • Discussion

    Hierarchical reference not allowed from within a package.

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 25980 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information