Functional Verification

Latest Posts

Discussion

Array Usage Initialization

Category: Functional Verification

By MaheshKumar

$usertype
•
started over 5 years ago

0 replies • 12182 views
Discussion

Tool to generate UVM RAL Model

Category: Functional Verification

By sriganeshd

$usertype
•
updated over 5 years ago by sriganeshd

2 replies • 19814 views
Discussion

OSVVM Support and Xcelium

Category: Functional Verification

By SNaumov

$usertype
•
started over 5 years ago

0 replies • 12451 views
Discussion

vManager vAPI authentication

Category: Functional Verification

By BGarcia

$usertype
•
updated over 5 years ago by BGarcia

4 replies • 16106 views
Discussion

Troubleshooting JasperGold error EFSV032 regarding conflicting inferred results for activatability check of a fault.

Category: Functional Verification

By anuraagkn

$usertype
•
started over 5 years ago

0 replies • 14015 views
Discussion

UVM_CMDLINE_PROCESSOR working issue

Category: Functional Verification

By mahee424

$usertype
•
updated over 5 years ago by Freedi

4 replies • 17181 views
Discussion

Formal Verification Approach for I2C Slave

Category: Functional Verification

By calciuiulian

$usertype
•
started over 5 years ago

0 replies • 12976 views
Discussion

Save a view using batch-mode commands of vmanager

Category: Functional Verification

By rahul97

$usertype
•
updated over 5 years ago by StephenH

3 replies • 14484 views
Discussion

Export sessions to csv in cadence vmanager tool

Category: Functional Verification

By rahul97

$usertype
•
updated over 5 years ago by rahul97

5 replies • 20462 views
Discussion

xmvlog: *E,NOPBIND (../src/soc_tb_top.sv,46|20): Package soc_test_pkg could not be bound.

Category: Functional Verification

By vujaclyn

$usertype
•
updated over 5 years ago by muffi

6 replies • 14113 views
Discussion

xmvlog: *E,NOPBIND (../src/soc_tb_top.sv,46|20): Package soc_test_pkg could not be bound.

Category: Functional Verification

By vujaclyn

$usertype
•
started over 5 years ago

0 replies • 3122 views
Discussion

Find the test which hit a specific coverage attribute

Category: Functional Verification

By Manideep Segu

$usertype
•
updated over 5 years ago by Manideep Segu

2 replies • 14624 views
Discussion

Model simple inductor in SystemVerilog using EEnet

Category: Functional Verification

By analogcad2

$usertype
•
updated over 5 years ago by ronvogelsong

1 replies • 17696 views
Discussion

Can Cadence Incisive Enterprise Verifier be used for functional verification?

Category: Functional Verification

By Archana P

$usertype
•
updated over 5 years ago by Archana P

2 replies • 17130 views
Discussion

VManager : Increase and Decrease the number of parallel runs in the on-going running sessions.

Category: Functional Verification

By sumg

$usertype
•
updated over 5 years ago by StephenH

7 replies • 20997 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.