• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    VManager : Increase and Decrease the number of parallel runs in the on-going running sessions.

    Category: Functional Verification

    By sumg

    •

    updated over 5 years ago by StephenH

    7 replies • 22229 views
  • Discussion

    How do I update a 'test case' attribute in a vPlan using the vManager API (vAPI)

    Category: Functional Verification

    By Sean Collins

    •

    updated over 5 years ago by Sean Collins

    3 replies • 6026 views
  • Discussion

    When to ideally run an UNR Analysis?

    Category: Functional Verification

    By sumg

    •

    started over 5 years ago

    0 replies • 15983 views
  • Discussion

    Conformal Litmus vs JasperGold CDC

    Category: Functional Verification

    By ChrisKAustin

    •

    updated over 5 years ago by ChrisKAustin

    2 replies • 18312 views
  • Discussion

    The Best Way to Learn SystemVerilog Accelerated Verification with UVM – Blended Training

    Category: Functional Verification

    By SAIKAT SANA

    •

    started over 5 years ago

    0 replies • 16408 views
  • Discussion

    Prevent SimVision Schematic Viewer from Re-Zooming/Centering after tracing a signal

    Category: Functional Verification

    By Commsolid

    •

    updated over 5 years ago by Commsolid

    2 replies • 4543 views
  • Discussion

    VManager + DRM user specific config (HTCondor)

    Category: Functional Verification

    By BGarcia

    •

    updated over 5 years ago by StephenH

    6 replies • 20270 views
  • Discussion

    executing ncsim commands from verilog using system task

    Category: Functional Verification

    By Arturi

    •

    updated over 5 years ago by StephenH

    3 replies • 19286 views
  • Discussion

    Xcelium: Altering return value of $temperature in digital simulation

    Category: Functional Verification

    By MartinJ

    •

    updated over 6 years ago by MartinJ

    2 replies • 17400 views
  • Discussion

    fatal voltage source/inductor loop

    Category: Functional Verification

    By Ben321

    •

    started over 6 years ago

    0 replies • 2843 views
  • Discussion

    vAPI filter return no duplciate

    Category: Functional Verification

    By yPerrot

    •

    updated over 6 years ago by yPerrot

    2 replies • 16173 views
  • Discussion

    SystemVerilog EEnet input driven by current source

    Category: Functional Verification

    By HoWei

    •

    started over 6 years ago

    0 replies • 16817 views
  • Discussion

    Instantiate SystemC module in SystemVerilog module with real/double ports

    Category: Functional Verification

    By coderoo

    •

    started over 6 years ago

    0 replies • 5094 views
  • Discussion

    e code coverage

    Category: Functional Verification

    By aefody

    •

    updated over 6 years ago by aefody

    2 replies • 16653 views
  • Discussion

    Analog circuit designing

    Category: Functional Verification

    By Meer

    •

    started over 6 years ago

    0 replies • 15110 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information