Functional Verification

Latest Posts

Discussion

Find the test which hit a specific coverage attribute

Category: Functional Verification

By Manideep Segu
•
updated over 6 years ago by Manideep Segu

2 replies • 15570 views
Discussion

Model simple inductor in SystemVerilog using EEnet

Category: Functional Verification

By analogcad2
•
updated over 6 years ago by ronvogelsong

1 replies • 18961 views
Discussion

Can Cadence Incisive Enterprise Verifier be used for functional verification?

Category: Functional Verification

By Archana P
•
updated over 6 years ago by Archana P

2 replies • 18140 views
Discussion

VManager : Increase and Decrease the number of parallel runs in the on-going running sessions.

Category: Functional Verification

By sumg
•
updated over 6 years ago by StephenH

7 replies • 22514 views
Discussion

How do I update a 'test case' attribute in a vPlan using the vManager API (vAPI)

Category: Functional Verification

By Sean Collins
•
updated over 6 years ago by Sean Collins

3 replies • 6256 views
Discussion

When to ideally run an UNR Analysis?

Category: Functional Verification

By sumg
•
started over 6 years ago

0 replies • 16077 views
Discussion

Conformal Litmus vs JasperGold CDC

Category: Functional Verification

By ChrisKAustin
•
updated over 6 years ago by ChrisKAustin

2 replies • 18706 views
Discussion

The Best Way to Learn SystemVerilog Accelerated Verification with UVM – Blended Training

Category: Functional Verification

By SAIKAT SANA
•
started over 6 years ago

0 replies • 16568 views
Discussion

Prevent SimVision Schematic Viewer from Re-Zooming/Centering after tracing a signal

Category: Functional Verification

By Commsolid
•
updated over 6 years ago by Commsolid

2 replies • 4671 views
Discussion

VManager + DRM user specific config (HTCondor)

Category: Functional Verification

By BGarcia
•
updated over 6 years ago by StephenH

6 replies • 20516 views
Discussion

executing ncsim commands from verilog using system task

Category: Functional Verification

By Arturi
•
updated over 6 years ago by StephenH

3 replies • 19485 views
Discussion

Xcelium: Altering return value of $temperature in digital simulation

Category: Functional Verification

By MartinJ
•
updated over 6 years ago by MartinJ

2 replies • 17533 views
Discussion

fatal voltage source/inductor loop

Category: Functional Verification

By Ben321
•
started over 6 years ago

0 replies • 2892 views
Discussion

vAPI filter return no duplciate

Category: Functional Verification

By yPerrot
•
updated over 6 years ago by yPerrot

2 replies • 16241 views
Discussion

SystemVerilog EEnet input driven by current source

Category: Functional Verification

By HoWei
•
started over 6 years ago

0 replies • 16997 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.