Functional Verification

Latest Posts

Discussion

Instantiate SystemC module in SystemVerilog module with real/double ports

Category: Functional Verification

By coderoo
•
started over 6 years ago

0 replies • 5234 views
Discussion

e code coverage

Category: Functional Verification

By aefody
•
updated over 6 years ago by aefody

2 replies • 16745 views
Discussion

Analog circuit designing

Category: Functional Verification

By Meer
•
started over 6 years ago

0 replies • 15146 views
Discussion

[JasperGold] Behavioral Analysis - How to exercise it properly?

Category: Functional Verification

By Murilo Santos
•
started over 6 years ago

0 replies • 1809 views
Discussion

generate over a loop the same module with different parameter and maintain it in systemverilog UVM environment

Category: Functional Verification

By EranW
•
updated over 6 years ago by EranW

2 replies • 15813 views
Discussion

Does driver trace through system verilog interfaces ever work?

Category: Functional Verification

By ese002b
•
updated over 6 years ago by ese002b

2 replies • 18111 views
Discussion

Lint errors

Category: Functional Verification

By parvathyram
•
started over 6 years ago

0 replies • 15182 views
Discussion

irun & ncvlog version conflict

Category: Functional Verification

By Zdeno
•
updated over 6 years ago by Zdeno

3 replies • 8441 views
Discussion

Excluding unused functions in JasperGold Superlint

Category: Functional Verification

By Max Bjurling
•
started over 6 years ago

0 replies • 15730 views
Discussion

How do we extract a full path design from Scoreboard when there is a `uvm_error?

Category: Functional Verification

By EranW
•
updated over 6 years ago by StephenH

3 replies • 18573 views
Discussion

Add a button to specview?

Category: Functional Verification

By aefody
•
updated over 6 years ago by hannes

3 replies • 17449 views
Discussion

Portable Stmulus tool Perspec System Verifier

Category: Functional Verification

By BZKN
•
updated over 6 years ago by hannes

1 replies • 16292 views
Discussion

ncsim: *E,FLTIGF: [FLT] Failed to inject fault at NET

Category: Functional Verification

By zaratustra
•
updated over 6 years ago by zaratustra

2 replies • 4539 views
Discussion

How to get product to license feature mapping information?

Category: Functional Verification

By galenxiao
•
updated over 6 years ago by StephenH

5 replies • 23590 views
Discussion

Post synthesis simulation with XCELIUM - SDF

Category: Functional Verification

By Dimitris Ant
•
updated over 6 years ago by StephenH

1 replies • 10785 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.