Functional Verification

Latest Posts

Discussion

generate over a loop the same module with different parameter and maintain it in systemverilog UVM environment

Category: Functional Verification

By EranW

$usertype
•
updated over 5 years ago by EranW

2 replies • 14822 views
Discussion

Does driver trace through system verilog interfaces ever work?

Category: Functional Verification

By ese002b

$usertype
•
updated over 5 years ago by ese002b

2 replies • 16697 views
Discussion

Lint errors

Category: Functional Verification

By parvathyram

$usertype
•
started over 5 years ago

0 replies • 14370 views
Discussion

irun & ncvlog version conflict

Category: Functional Verification

By Zdeno

$usertype
•
updated over 5 years ago by Zdeno

3 replies • 7755 views
Discussion

Excluding unused functions in JasperGold Superlint

Category: Functional Verification

By Max Bjurling

$usertype
•
started over 5 years ago

0 replies • 14937 views
Discussion

How do we extract a full path design from Scoreboard when there is a `uvm_error?

Category: Functional Verification

By EranW

$usertype
•
updated over 5 years ago by StephenH

3 replies • 17577 views
Discussion

Add a button to specview?

Category: Functional Verification

By aefody

$usertype
•
updated over 5 years ago by hannes

3 replies • 16531 views
Discussion

Portable Stmulus tool Perspec System Verifier

Category: Functional Verification

By BZKN

$usertype
•
updated over 5 years ago by hannes

1 replies • 15503 views
Discussion

ncsim: *E,FLTIGF: [FLT] Failed to inject fault at NET

Category: Functional Verification

By zaratustra

$usertype
•
updated over 5 years ago by zaratustra

2 replies • 4178 views
Discussion

How to get product to license feature mapping information?

Category: Functional Verification

By galenxiao

$usertype
•
updated over 5 years ago by StephenH

5 replies • 21797 views
Discussion

Post synthesis simulation with XCELIUM - SDF

Category: Functional Verification

By Dimitris Ant

$usertype
•
updated over 5 years ago by StephenH

1 replies • 9531 views
Discussion

Binding systemverilog modules (module ports' directions)

Category: Functional Verification

By mkamal

$usertype
•
updated over 5 years ago by LeoMatturi

8 replies • 16324 views
Discussion

search for glob/regexp in specman loaded modules?

Category: Functional Verification

By aefody

$usertype
•
updated over 5 years ago by aefody

2 replies • 3611 views
Discussion

XmVlog - *F,DIRDEC error

Category: Functional Verification

By yavuzselim

$usertype
•
updated over 5 years ago by muffi

1 replies • 8869 views
Discussion

Is it possible to get a diff between two coverage databases in IMC?

Category: Functional Verification

By aefody

$usertype
•
updated over 5 years ago by aefody

4 replies • 18419 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.