Functional Verification

Latest Posts

Discussion

Is ncsim (version 12.10-s19) fully compatible with VHDL2008

Category: Functional Verification

By pyohayo

$usertype
•
updated over 6 years ago by StephenH

7 replies • 17911 views
Discussion

Issues in simulation without -uvmnoautocompile with uvm 1.2

Category: Functional Verification

By shrac123

$usertype
•
updated over 6 years ago by StephenH

1 replies • 3102 views
Discussion

Merging data base with two RTL changes

Category: Functional Verification

By sgaikwad

$usertype
•
updated over 6 years ago by StephenH

1 replies • 14140 views
Discussion

Creating transition coverage bins using a queue or dynamically

Category: Functional Verification

By Sparsh Gupta

$usertype
•
started over 6 years ago

0 replies • 14896 views
Discussion

How to export searched signal list using simvision design search to a text file?

Category: Functional Verification

By Raveen

$usertype
•
updated over 6 years ago by muffi

3 replies • 20107 views
Discussion

Support VHDL2008 in ncsim

Category: Functional Verification

By pyohayo

$usertype
•
updated over 6 years ago by pyohayo

2 replies • 15344 views
Discussion

IMC tool is not mergeing properly already merged coverage files

Category: Functional Verification

By sgaikwad

$usertype
•
updated over 6 years ago by StephenH

7 replies • 22959 views
Discussion

vManager API

Category: Functional Verification

By Lorinc

$usertype
•
updated over 6 years ago by mgoode

4 replies • 18152 views
Discussion

adder functional verification

Category: Functional Verification

By Ayande

$usertype
•
started over 6 years ago

0 replies • 13447 views
Discussion

Is there any replacement for NCLAUNCH in Xcelium?

Category: Functional Verification

By mifa

$usertype
•
updated over 6 years ago by StephenH

1 replies • 16565 views
Discussion

Simulation time increase?

Category: Functional Verification

By Sparsh Gupta

$usertype
•
updated over 6 years ago by Tudor Timi

2 replies • 15373 views
Discussion

regression/coverage collection/analyze flow

Category: Functional Verification

By yxpe

$usertype
•
updated over 6 years ago by yxpe

4 replies • 3987 views
Discussion

Export signal loads list

Category: Functional Verification

By gavinhtao

$usertype
•
started over 6 years ago

0 replies • 13479 views
Discussion

Disable VHDL assert using xrun

Category: Functional Verification

By NabilE

$usertype
•
updated over 6 years ago by NabilE

2 replies • 19012 views
Discussion

ncsim: Error within protected source code.

Category: Functional Verification

By DylanC

$usertype
•
updated over 6 years ago by joe321

8 replies • 24880 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.