Functional Verification

Latest Posts

Discussion

How to disable deferred assertion error message dynamically?

Category: Functional Verification

By Jeff000

$usertype
•
started over 7 years ago

0 replies • 1495 views
Discussion

How can I implement a sequential coverage?

Category: Functional Verification

By sara8

$usertype
•
started over 7 years ago

0 replies • 13961 views
Discussion

VPI : vpiLoad iterator on vpiIntVar

Category: Functional Verification

By GaneshAMBA

$usertype
•
started over 7 years ago

0 replies • 14502 views
Discussion

NCELAB WOUPSR errors

Category: Functional Verification

By Ian88

$usertype
•
updated over 7 years ago by Ian88

2 replies • 15549 views
Discussion

same value for a RANDC variable of base class in extended class objects

Category: Functional Verification

By santhog

$usertype
•
updated over 7 years ago by santhog

2 replies • 15035 views
Discussion

Capturing glitches in Xcelium

Category: Functional Verification

By kooltoad

$usertype
•
updated over 7 years ago by tpylant

1 replies • 18613 views
Discussion

Promote SVA failure to uvm_error

Category: Functional Verification

By Ezequiel

$usertype
•
started over 8 years ago

0 replies • 14994 views
Discussion

Explicit wire declaration by Virtuoso netlister

Category: Functional Verification

By stanzani

$usertype
•
updated over 8 years ago by alin mocanu

1 replies • 14414 views
Discussion

Efficiency of associative array

Category: Functional Verification

By Jeff000

$usertype
•
updated over 8 years ago by Jeff000

8 replies • 7483 views
Discussion

#ifdef #else #endif inside module instantiation in Verilog

Category: Functional Verification

By aarthymani

$usertype
•
updated over 8 years ago by aarthymani

8 replies • 25078 views
Discussion

Accessing Packed Arrays using Tcl Interface

Category: Functional Verification

By GaneshAMBA

$usertype
•
updated over 8 years ago by GaneshAMBA

2 replies • 16023 views
Discussion

Cadence 17.2 Continuous Refresh problem

Category: Functional Verification

By ajeya

$usertype
•
updated over 8 years ago by StephenH

1 replies • 14204 views
Discussion

How to add hook when exit from simulation?

Category: Functional Verification

By Jeff000

$usertype
•
updated over 8 years ago by StephenH

3 replies • 1566 views
Discussion

C code generated by the veriloga

Category: Functional Verification

By PietroUser

$usertype
•
updated over 8 years ago by StephenH

1 replies • 14377 views
Discussion

How to get system time in SV?

Category: Functional Verification

By Jeff000

$usertype
•
updated over 8 years ago by Jeff000

2 replies • 6512 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.