Functional Verification

Latest Posts

Discussion

Merge conflict with iccr

Category: Functional Verification

By Vict2

$usertype
•
updated over 11 years ago by Vict2

6 replies • 16324 views
Discussion

How to exclude a register or bit in IMC by certain value

Category: Functional Verification

By brucelu104

$usertype
•
started over 11 years ago

0 replies • 14920 views
Discussion

Connecting VHDL port to system verilog interface definition in UVM

Category: Functional Verification

By sunil kr

$usertype
•
updated over 11 years ago by StephenH

4 replies • 17241 views
Discussion

NCVHDL simulation error

Category: Functional Verification

By Jinesh K B

$usertype
•
updated over 11 years ago by Jinesh K B

2 replies • 14652 views
Discussion

ncsim: *E,DENOTS: No time specification given for value: after

Category: Functional Verification

By binm

$usertype
•
started over 11 years ago

0 replies • 903 views
Discussion

SV -2009 checker support?

Category: Functional Verification

By quirt

$usertype
•
started over 11 years ago

0 replies • 617 views
Discussion

SV-MATLAB co-simulation

Category: Functional Verification

By VARUN MARICHI

$usertype
•
updated over 11 years ago by hannes

1 replies • 14211 views
Discussion

Currently type parameter override is not supported for this datatype.

Category: Functional Verification

By Chandra Singh

$usertype
•
updated over 11 years ago by StephenH

4 replies • 17101 views
Discussion

Gate level simulation with netlist and other RTL files

Category: Functional Verification

By sidharth1990

$usertype
•
updated over 11 years ago by StephenH

1 replies • 14782 views
Discussion

Accessing vplan attributes from console

Category: Functional Verification

By andymont

$usertype
•
updated over 11 years ago by StephenH

1 replies • 14865 views
Discussion

Vmanager Desktop

Category: Functional Verification

By bhanu27

$usertype
•
updated over 11 years ago by StephenH

1 replies • 14309 views
Discussion

ncsim: *F,SVHMAX: The number of allocated dynamic objects is very large and will lead the simulation to run out of memory. Simulation is being stopped at this point.

Category: Functional Verification

By EYEY

$usertype
•
updated over 11 years ago by StephenH

1 replies • 1842 views
Discussion

What is the meaning of -mess?

Category: Functional Verification

By seabeam

$usertype
•
updated over 11 years ago by StephenH

1 replies • 1220 views
Discussion

Nclaunch becomes drop-dead halt

Category: Functional Verification

By ctqiang

$usertype
•
started over 11 years ago

0 replies • 14082 views
Discussion

Gate Level Sim - SDF annotation debug

Category: Functional Verification

By andymont

$usertype
•
updated over 11 years ago by diyar

2 replies • 7671 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.