Functional Verification

Latest Posts

Discussion

Error while invoking Cadence IC615 virtuoso

Category: Functional Verification

By Darshak
•
updated over 11 years ago by Aoyon

1 replies • 13295 views
Discussion

How to implement soft reset or functional level reset in vr_ad register model?

Category: Functional Verification

By subhash611
•
updated over 11 years ago by subhash611

2 replies • 14788 views
Discussion

Simulating basic Log Amplifier and Antilog Amplifier using diode as well as transistor

Category: Functional Verification

By Pavan Garate
•
updated over 11 years ago by Pavan Garate

2 replies • 14113 views
Discussion

Filtering UVM info messages

Category: Functional Verification

By vitok
•
started over 11 years ago

0 replies • 13070 views
Discussion

coverage on e Temporal checks

Category: Functional Verification

By jaichandra
•
updated over 11 years ago by jaichandra

4 replies • 14575 views
Discussion

ncsim: *F,INTERR: INTERNAL EXCEPTION

Category: Functional Verification

By hfshi
•
started over 11 years ago

0 replies • 3150 views
Discussion

Z state check inside SV

Category: Functional Verification

By sanketshah
•
started over 11 years ago

0 replies • 12625 views
Discussion

Setting time resolution using irun

Category: Functional Verification

By itsonlyme
•
updated over 11 years ago by itsonlyme

1 replies • 15195 views
Discussion

Uninitialized Clock Gate Cells

Category: Functional Verification

By Bart Yount
•
started over 11 years ago

0 replies • 13414 views
Discussion

case () inside gives errors with ncvlog

Category: Functional Verification

By mkamal
•
updated over 11 years ago by Shalom B

2 replies • 19548 views
Discussion

coverage option weight

Category: Functional Verification

By Umar Farooq
•
updated over 11 years ago by Aurelian Amiq

1 replies • 21498 views
Discussion

Mapping Libraries

Category: Functional Verification

By Swimteam
•
started over 11 years ago

0 replies • 13535 views
Discussion

Error : Overflow, divider cannot be zero

Category: Functional Verification

By bharathwajan
•
updated over 11 years ago by Nagamohan

1 replies • 13662 views
Discussion

Hierarchical Coverage

Category: Functional Verification

By Umar Farooq
•
started over 11 years ago

0 replies • 12819 views
Discussion

Where can I get the equivalent circuit of device model?

Category: Functional Verification

By youngdd
•
started over 11 years ago

0 replies • 12831 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.