• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Orcad family release 9.2 Lite Edition question

    Category: Functional Verification

    By JG0h

    •

    started over 12 years ago

    0 replies • 16342 views
  • Discussion

    opening schematic in simvision 9.20

    Category: Functional Verification

    By ajukrishnan

    •

    updated over 12 years ago by TAM1

    1 replies • 15361 views
  • Discussion

    Problem with GUI client on IES

    Category: Functional Verification

    By myonlyscreen

    •

    updated over 12 years ago by myonlyscreen

    1 replies • 15248 views
  • Discussion

    please help on verilog and vhdl combination problems

    Category: Functional Verification

    By victorhan

    •

    updated over 12 years ago by TAM1

    7 replies • 18737 views
  • Discussion

    How can I transfer a integer variable from verilog to VHDL?

    Category: Functional Verification

    By victorhan

    •

    started over 13 years ago

    0 replies • 14444 views
  • Discussion

    Simvision list view

    Category: Functional Verification

    By IHR01

    •

    updated over 13 years ago by Doug Koslow

    3 replies • 19649 views
  • Discussion

    Missing module coverage

    Category: Functional Verification

    By KPCadence

    •

    started over 13 years ago

    0 replies • 14693 views
  • Discussion

    ncelab ncutilities E,BUILDF

    Category: Functional Verification

    By lucacenzato

    •

    updated over 13 years ago by melisanthi

    4 replies • 2919 views
  • Discussion

    Help on using VPWL_F_RE_FOREVER

    Category: Functional Verification

    By dominic0477

    •

    updated over 13 years ago by Black Mamba

    3 replies • 17115 views
  • Discussion

    Cross coverage with ranges of a coverpoint

    Category: Functional Verification

    By smorrison

    •

    started over 13 years ago

    0 replies • 17311 views
  • Discussion

    probe internal DUT signals

    Category: Functional Verification

    By pravintavagad

    •

    updated over 13 years ago by shalem7

    1 replies • 17103 views
  • Discussion

    files required to use vams netlist

    Category: Functional Verification

    By Visbi

    •

    updated over 13 years ago by shalem7

    1 replies • 17932 views
  • Discussion

    SimCompare - ignore time - compare only values

    Category: Functional Verification

    By GiuseppeDG

    •

    started over 13 years ago

    0 replies • 913 views
  • Discussion

    multiple uvm_package defination error

    Category: Functional Verification

    By shravan0412

    •

    started over 13 years ago

    0 replies • 14759 views
  • Discussion

    clocking...endclocking block question in the ifv

    Category: Functional Verification

    By DouglasYaya

    •

    updated over 13 years ago by DouglasYaya

    2 replies • 15578 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information