Hardware/Software Co-Development, Verification and Integration

Latest Posts

Discussion

Regarding Coverage excluding a module

Category: Hardware/Software Co-Development, Verification and Integration

By Mohan P
•
updated over 13 years ago by hellohi

4 replies • 25787 views
Discussion

need solution for following error in cadence RTL synthesis tool

Category: Hardware/Software Co-Development, Verification and Integration

By aathi27
•
updated over 13 years ago by StephenH

1 replies • 15603 views
Discussion

Simulating Solar cells in PSPICE‏‏‏

Category: Hardware/Software Co-Development, Verification and Integration

By wiebesolar
•
updated over 13 years ago by wiebesolar

2 replies • 16488 views
Discussion

Why do I get an error when I try to generate (any) system Verilog module?

Category: Hardware/Software Co-Development, Verification and Integration

By giorgiaz
•
started over 13 years ago

0 replies • 14595 views
Discussion

Generate HSPICE subckt from OCEAN

Category: Hardware/Software Co-Development, Verification and Integration

By AlexOrange
•
started over 13 years ago

0 replies • 15163 views
Discussion

Need help....about schematic and foot print

Category: Hardware/Software Co-Development, Verification and Integration

By NEPDEEP
•
updated over 13 years ago by oldmouldy

1 replies • 15083 views
Discussion

Chipware equivalent of DW_fp_log2

Category: Hardware/Software Co-Development, Verification and Integration

By in8214
•
started over 13 years ago

0 replies • 15128 views
Discussion

Resolver Model PSpice

Category: Hardware/Software Co-Development, Verification and Integration

By Cpereira
•
updated over 13 years ago by Alok Tripathi

3 replies • 17463 views
Discussion

Font size of C-to-Silicon GUI

Category: Hardware/Software Co-Development, Verification and Integration

By GiuseppeDG
•
updated over 13 years ago by GiuseppeDG

2 replies • 16063 views
Discussion

Incisive commands

Category: Hardware/Software Co-Development, Verification and Integration

By Schmitt
•
started over 13 years ago

0 replies • 14762 views
Discussion

Is it possible for VHDL to use a verilog/systemverilog package ?

Category: Hardware/Software Co-Development, Verification and Integration

By Xinwei
•
updated over 13 years ago by Xinwei

3 replies • 5914 views
Discussion

schedule crash

Category: Hardware/Software Co-Development, Verification and Integration

By wojtQ
•
updated over 13 years ago by wojtQ

2 replies • 15526 views
Discussion

IRUN and PlusArgs

Category: Hardware/Software Co-Development, Verification and Integration

By jlang
•
updated over 13 years ago by Xinwei

1 replies • 18358 views
Discussion

pcb

Category: Hardware/Software Co-Development, Verification and Integration

By divya414
•
updated over 13 years ago by srmt

1 replies • 14975 views
Discussion

CONFORMAL LEC- MODULES SKIPPED FROM HIER. BCOZ OFEXTRA PORTS AFTER MBIST INSERTION

Category: Hardware/Software Co-Development, Verification and Integration

By SWAROOP24X7
•
started over 13 years ago

0 replies • 1562 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.