Logic Design

Latest Posts

Discussion

Versioning of files with an external CM system

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 13031 views
Discussion

Resolving aborts after "analyze abort -compare"

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 2612 views
Discussion

Hello ihdl users. help required - verilog to schematic conversion

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 1414 views
Discussion

using RTL Compiler as Static Timing Analysis

Category: Logic Design

By archive
•
updated over 18 years ago by archive

6 replies • 16566 views
Discussion

TIP OF THE MONTH: How to pack up a Conformal testcase for your Cadence AE

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 13118 views
Discussion

Debugging RC scripts - tip

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 396 views
Discussion

Driving not connected bus bits

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 13323 views
Discussion

Clock networks in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 13093 views
Discussion

ideal network in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14464 views
Discussion

RTL Compiler: 1'b0/1'b1 instead of LOGIC0/LOGIC1 cells

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 1270 views
Discussion

Technology translation in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

3 replies • 13919 views
Discussion

simplify_constants

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 13202 views
Discussion

constraining between ports and clock domain

Category: Logic Design

By archive
•
updated over 18 years ago by archive

19 replies • 22031 views
Discussion

TIP OF THE MONTH: Recommended modeling directives for RTL-gate

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 12845 views
Discussion

Choosing Hierarchy separator in RTL compiler

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 14064 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.