Logic Design

Latest Posts

Discussion

report lower hierarchy level

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 13089 views
Discussion

finding latches i design

Category: Logic Design

By archive
•
updated over 18 years ago by archive

4 replies • 14843 views
Discussion

size of collection

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 18489 views
Discussion

Passing Defines during read_hdl

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 14782 views
Discussion

PLE - physical layout estimator

Category: Logic Design

By archive
•
updated over 18 years ago by archive

13 replies • 8026 views
Discussion

How to tackle Aborted properties?

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 12721 views
Discussion

How to tell conformal that some input combinations do not occur

Category: Logic Design

By archive
•
updated over 18 years ago by archive

6 replies • 16084 views
Discussion

TIP OF THE MONTH: Verifying Final Netlist

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 14264 views
Discussion

Need some more information about Trimmed index [CDFG-420]

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 13328 views
Discussion

How to handle DesignWare modules

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14137 views
Discussion

Warning: "work.example_pkg" not found (work.example_pkg found and used)

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 5687 views
Discussion

Conformal

Category: Logic Design

By archive
•
updated over 18 years ago by archive

5 replies • 14693 views
Discussion

Incomprehensible warning when running "write hier_compare dofile"

Category: Logic Design

By archive
•
updated over 18 years ago by archive

6 replies • 7587 views
Discussion

TIP OF THE MONTH: The dangers of using "set undriven signal"

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 8301 views
Discussion

Buffer constant nets in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 13740 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.