• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to convert netlist 2 lib file

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    10 replies • 17878 views
  • Discussion

    Simulating Systemc: ncelab *F,SCILDD error

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 688 views
  • Discussion

    on Nclaunch

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 14087 views
  • Discussion

    Potential multiply driven nets

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 14106 views
  • Discussion

    Potential multiply-driven net (corrected typesetting)

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13483 views
  • Discussion

    Black Box Mismatches

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 17228 views
  • Discussion

    Bottom_up optimization in BuildGates

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13269 views
  • Discussion

    LEC Hier-compare when sub modules have extra port in Revised Design!!

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 14482 views
  • Discussion

    Posting Code to the Forum

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 14339 views
  • Discussion

    dont_use option in Buildgates

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 14298 views
  • Discussion

    BuildGates memory error

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13993 views
  • Discussion

    Hierarchy synthesis in BuildGates,

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13329 views
  • Discussion

    Running BuildGates and Encounter from one single shell

    Category: Logic Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 13419 views
  • Discussion

    Regarding sample dofile for in lec verify mode

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 15211 views
  • Discussion

    lint warning waiver

    Category: Logic Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 16187 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information