Logic Design

Latest Posts

Discussion

no constraints on hierarchial boundaries

Category: Logic Design

By tanyacool
•
updated over 12 years ago by grasshopper

1 replies • 13017 views
Discussion

How do we exclued delay cells in RC

Category: Logic Design

By tanyacool
•
updated over 12 years ago by grasshopper

1 replies • 13126 views
Discussion

Conformal-LP : CPF_LIB1 not flagging.

Category: Logic Design

By nitint08
•
updated over 12 years ago by tstark

1 replies • 13299 views
Discussion

Conformal LP : Merging CPF files.

Category: Logic Design

By nitint08
•
updated over 12 years ago by tstark

1 replies • 13094 views
Discussion

difference between Random Resistance faults and deterministic faults?

Category: Logic Design

By vipul982
•
updated over 12 years ago by bmiller

1 replies • 15163 views
Discussion

How do I insert test point in the model?

Category: Logic Design

By vipul982
•
started over 12 years ago

0 replies • 12913 views
Discussion

test procedure in Cadence encounter test tool?

Category: Logic Design

By vipul982
•
updated over 12 years ago by vipul982

4 replies • 15559 views
Discussion

Does test compaction reduces tester time or memory or both?

Category: Logic Design

By vipul982
•
updated over 12 years ago by vipul982

2 replies • 13620 views
Discussion

how to connect multi clock domians to only one scan chain

Category: Logic Design

By MoKhairy
•
updated over 12 years ago by bmiller

1 replies • 14837 views
Discussion

dft settings during DFT scan insertion

Category: Logic Design

By tanyacool
•
updated over 12 years ago by nannasin28

4 replies • 17971 views
Discussion

Reg .VCD file generation

Category: Logic Design

By Music
•
updated over 12 years ago by nannasin28

8 replies • 21095 views
Discussion

How to handle pre defined generated clocks in .libs.

Category: Logic Design

By sureshm
•
started over 12 years ago

0 replies • 14306 views
Discussion

MBIST insertion using RC tool

Category: Logic Design

By Srikanth Y
•
updated over 12 years ago by Srikanth Y

2 replies • 14677 views
Discussion

Need help on forward body biasing and CSAFF&CHLFF circuit

Category: Logic Design

By ntus
•
started over 12 years ago

0 replies • 614 views
Discussion

How to give a bit string as input in cadence virtuose spectre?

Category: Logic Design

By bsddsb
•
started over 12 years ago

0 replies • 13328 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.