Logic Design

Latest Posts

Discussion

report lower hierarchy level

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 13103 views
Discussion

finding latches i design

Category: Logic Design

By archive
•
updated over 18 years ago by archive

4 replies • 14860 views
Discussion

size of collection

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 18514 views
Discussion

Passing Defines during read_hdl

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 14800 views
Discussion

PLE - physical layout estimator

Category: Logic Design

By archive
•
updated over 18 years ago by archive

13 replies • 8067 views
Discussion

How to tackle Aborted properties?

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 12733 views
Discussion

How to tell conformal that some input combinations do not occur

Category: Logic Design

By archive
•
updated over 18 years ago by archive

6 replies • 16098 views
Discussion

TIP OF THE MONTH: Verifying Final Netlist

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 14285 views
Discussion

Need some more information about Trimmed index [CDFG-420]

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 13343 views
Discussion

How to handle DesignWare modules

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 14154 views
Discussion

Warning: "work.example_pkg" not found (work.example_pkg found and used)

Category: Logic Design

By archive
•
updated over 18 years ago by archive

1 replies • 5691 views
Discussion

Conformal

Category: Logic Design

By archive
•
updated over 18 years ago by archive

5 replies • 14727 views
Discussion

Incomprehensible warning when running "write hier_compare dofile"

Category: Logic Design

By archive
•
updated over 18 years ago by archive

6 replies • 7602 views
Discussion

TIP OF THE MONTH: The dangers of using "set undriven signal"

Category: Logic Design

By archive
•
started over 18 years ago

0 replies • 8305 views
Discussion

Buffer constant nets in RC

Category: Logic Design

By archive
•
updated over 18 years ago by archive

2 replies • 13756 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.