Mixed-Signal Design

Latest Posts

Discussion

mixed Signal simulation using Analog schematic and VHDL behaviour code

Category: Mixed-Signal Design

By wrensh

$usertype
•
started over 11 years ago

0 replies • 13725 views
Discussion

VerilogA in AMS simulation: string parameter is not properly recognized

Category: Mixed-Signal Design

By jsaenznoval

$usertype
•
updated over 11 years ago by jsaenznoval

2 replies • 15852 views
Discussion

How to use a Hspice model in spectre?

Category: Mixed-Signal Design

By Enycin

$usertype
•
updated over 11 years ago by Enycin

2 replies • 17686 views
Discussion

Using a Design Variable in an input.scs File

Category: Mixed-Signal Design

By Cachi

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 16847 views
Discussion

Switched Cap based System Noise Analysis

Category: Mixed-Signal Design

By Abhishek D

$usertype
•
updated over 11 years ago by Andrew Beckett

7 replies • 19586 views
Discussion

AMS simulation using ADE. How to save internal verilog module signals.

Category: Mixed-Signal Design

By weebey

$usertype
•
started over 11 years ago

0 replies • 15190 views
Discussion

Which simulator is best to use for Mixed-Signal Simulation?

Category: Mixed-Signal Design

By Kabal

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 17936 views
Discussion

Defining a string parameter in a systemverilog model as a design variable

Category: Mixed-Signal Design

By Soner

$usertype
•
updated over 11 years ago by Soner

2 replies • 20536 views
Discussion

AMS simulation with VCD input file

Category: Mixed-Signal Design

By Abhishek D

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 19576 views
Discussion

[Help] How to convert the verilog code to circuit for ADC simulation.

Category: Mixed-Signal Design

By xxgenerall

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 16923 views
Discussion

verilog simulation

Category: Mixed-Signal Design

By sebgimi

$usertype
•
updated over 11 years ago by sebgimi

2 replies • 14617 views
Discussion

Is it possible to have different run modes for different tests in the same ade xl view?

Category: Mixed-Signal Design

By Venkyatcosmic

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13710 views
Discussion

printing voltages and currents after transient or dc operating point simulations

Category: Mixed-Signal Design

By kawan

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14487 views
Discussion

Skill function to set "Statistical Variation" in Monte Carlo Sampling

Category: Mixed-Signal Design

By hapn

$usertype
•
updated over 12 years ago by hapn

4 replies • 2083 views
Discussion

An Mixed-Sim(spectreverilog) Error: Component name (cdsNet0) not declared

Category: Mixed-Signal Design

By Lynn Lou

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 1598 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.