Mixed-Signal Design

Latest Posts

Discussion

PSS/Pnoise for Correlated Double Samling

Category: Mixed-Signal Design

By Ashwin Rebello

$usertype
•
updated over 3 years ago by Ashwin Rebello

4 replies • 4149 views
Discussion

define different errpreset for different cells in a tran simulation

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 10144 views
Discussion

data preserving termination of batch run spectre / ADE XL

Category: Mixed-Signal Design

By MinersLamp

$usertype
•
started over 3 years ago

0 replies • 7628 views
Discussion

SystemVerilog AMS simulation (ADE) xmelab ERROR, TYCMPAT: port or terminal connection type check failed on instance (expecting datatype compatible with 'packed array' but found 'unpacked array[0:1] of packed array [3:0] of logic' instead)

Category: Mixed-Signal Design

By ADJK

$usertype
•
updated over 3 years ago by Andrew Beckett

5 replies • 5502 views
Discussion

Verilog-ams generate-for loop with schematic reference

Category: Mixed-Signal Design

By SimbaG

$usertype
•
updated over 3 years ago by SimbaG

1 replies • 9796 views
Discussion

dynamic selection totally freezes layout xl when there are many connectivity warnings

Category: Mixed-Signal Design

By tdtg

$usertype
•
updated over 3 years ago by tdtg

2 replies • 8677 views
Discussion

runams cannot handle environment variables in cds.lib?

Category: Mixed-Signal Design

By zdu89

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 11092 views
Discussion

connectRules for multiple power domain

Category: Mixed-Signal Design

By DavidLou

$usertype
•
updated over 3 years ago by DavidLou

2 replies • 9109 views
Discussion

usage of busset element

Category: Mixed-Signal Design

By paulinho

$usertype
•
updated over 3 years ago by paulinho

1 replies • 10263 views
Discussion

Monte Carlo simulations and returns suspicious results - error in the setup of results?

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
started over 3 years ago

0 replies • 804 views
Discussion

Combine design variables in ADE assembler

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
updated over 3 years ago by NewScreenName

7 replies • 12247 views
Discussion

Failed to import verilog files

Category: Mixed-Signal Design

By Yongqi Hu

$usertype
•
updated over 3 years ago by Yongqi Hu

6 replies • 13269 views
Discussion

save current data

Category: Mixed-Signal Design

By feixiangzhf

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8586 views
Discussion

Is that possible to write an external function and call it in Virtuoso Verilog-A through VPI

Category: Mixed-Signal Design

By HiddenOnee

$usertype
•
updated over 3 years ago by HiddenOnee

2 replies • 9736 views
Discussion

xrun simulation elaborates systemverilog real as binary

Category: Mixed-Signal Design

By JayBee

$usertype
•
updated over 3 years ago by JayBee

1 replies • 10246 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.