• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
CDNS - double leaderboard script

Mixed-Signal Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Model parameters unit

    Category: Mixed-Signal Design

    By Nadidjka

    •

    updated over 11 years ago by Nadidjka

    4 replies • 16055 views
  • Discussion

    CPF supported multi power domain Verilog to Netlist conversion

    Category: Mixed-Signal Design

    By HansRey

    •

    updated over 11 years ago by AndreasLenz

    1 replies • 15918 views
  • Discussion

    Switch view during AMS simulation?

    Category: Mixed-Signal Design

    By FrankVater

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 14737 views
  • Discussion

    Running Spectre in Command Line

    Category: Mixed-Signal Design

    By IITBVLSI

    •

    updated over 11 years ago by Andrew Beckett

    3 replies • 25452 views
  • Discussion

    Verilog-A Multiple variables of fixed size

    Category: Mixed-Signal Design

    By Nick Martin

    •

    started over 11 years ago

    0 replies • 14295 views
  • Discussion

    Regarding PTM

    Category: Mixed-Signal Design

    By VIVEK1729

    •

    updated over 11 years ago by Andrew Beckett

    2 replies • 16484 views
  • Discussion

    run index as a parameter in montecarlo simulation

    Category: Mixed-Signal Design

    By GFernandez

    •

    started over 11 years ago

    0 replies • 14451 views
  • Discussion

    RECN in Noise Summary

    Category: Mixed-Signal Design

    By EricHsu

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 15584 views
  • Discussion

    How to get the simulation results of internal node in verilog?

    Category: Mixed-Signal Design

    By xxgenerall

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 16518 views
  • Discussion

    How to change the ron of D2A IE, please?

    Category: Mixed-Signal Design

    By xxgenerall

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 15165 views
  • Discussion

    Measuring Drain current using ADE XL

    Category: Mixed-Signal Design

    By frasheed

    •

    updated over 11 years ago by frasheed

    1 replies • 17215 views
  • Discussion

    Simulating Verilog-A modules, including VPI, with Spectre

    Category: Mixed-Signal Design

    By fgarcia

    •

    updated over 11 years ago by RahulDutta

    10 replies • 23074 views
  • Discussion

    HISIM-HV

    Category: Mixed-Signal Design

    By pejmank

    •

    updated over 11 years ago by Uma Sankar

    1 replies • 15533 views
  • Discussion

    MOM or MIM capacitor to use in SAR ADC

    Category: Mixed-Signal Design

    By Ricardo Alves

    •

    updated over 11 years ago by pksingh

    2 replies • 20392 views
  • Discussion

    Encounter layermap file

    Category: Mixed-Signal Design

    By dNora

    •

    started over 11 years ago

    0 replies • 14368 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information