Mixed-Signal Design

Latest Posts

Discussion

Using PLL+Pnoise to simulate PLL, failed to converge

Category: Mixed-Signal Design

By Yongqi Hu

$usertype
•
updated over 2 years ago by Andrew Beckett

11 replies • 6069 views
Discussion

Manual or Document about the bmslib

Category: Mixed-Signal Design

By xiaolaba

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7529 views
Discussion

ams dynamic para sim question

Category: Mixed-Signal Design

By chase123

$usertype
•
updated over 2 years ago by chase123

8 replies • 9499 views
Discussion

SImulation results visualization

Category: Mixed-Signal Design

By mxm14

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 8100 views
Discussion

How to prevent "Package cannot be bound" error when running check and save on a systemVerilog file

Category: Mixed-Signal Design

By BriPi

$usertype
•
started over 2 years ago

0 replies • 3058 views
Discussion

Problem regarding Spectre in Xcelium

Category: Mixed-Signal Design

By Binhngo1210

$usertype
•
started over 2 years ago

0 replies • 6585 views
Discussion

AMS Error: If I insert digital modules, analog circuits are not working as expected, if I delete digital modules, analog circuits are work normally

Category: Mixed-Signal Design

By gordonqd

$usertype
•
updated over 2 years ago by gordonqd

2 replies • 8077 views
Discussion

license problem with xcelium 19.03

Category: Mixed-Signal Design

By Binhngo1210

$usertype
•
started over 2 years ago

0 replies • 8335 views
Discussion

Can you connect an algorithm(MPPT) using veriloga in a boost converter?

Category: Mixed-Signal Design

By Reon

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 1698 views
Discussion

Eye opening center

Category: Mixed-Signal Design

By Kadian

$usertype
•
updated over 2 years ago by Andrew Beckett

5 replies • 8976 views
Discussion

Offset modeling in verilogA

Category: Mixed-Signal Design

By QilongNL

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 8973 views
Discussion

Is it possible to netlist a cross event in Verilog-A?

Category: Mixed-Signal Design

By twix232

$usertype
•
updated over 2 years ago by ShawnLogan

3 replies • 8838 views
Discussion

using "range" in the "Spec" column for the ADEXL Outputs

Category: Mixed-Signal Design

By greywanderer

$usertype
•
updated over 2 years ago by ShawnLogan

3 replies • 3449 views
Discussion

Using $sformat in Verilog AMS

Category: Mixed-Signal Design

By Devin Atkin

$usertype
•
updated over 2 years ago by Devin Atkin

2 replies • 10054 views
Discussion

Using $strobe in Verilog-A module

Category: Mixed-Signal Design

By Brad RFeng

$usertype
•
updated over 2 years ago by Andrew Beckett

13 replies • 14663 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.