• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,645 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Can I use forms on Design Entry HDL?

    Category: Allegro X PCB Editor

    By jcdoming

    •

    updated over 11 years ago by aflex

    3 replies • 13684 views
  • Discussion

    How to create a netlst - Desing Entry HDL

    Category: PCB Design

    By Crispy

    •

    updated over 11 years ago by PAVANRKS

    1 replies • 1639 views
  • Discussion

    Checklist Autofill

    Category: Allegro X PCB Editor

    By eddieb1

    •

    updated over 11 years ago by eDave

    4 replies • 14486 views
  • Discussion

    Need to trace a path from a port to all the memory_instance it is connected

    Category: Digital Implementation

    By Anuragjn

    •

    updated over 11 years ago by wally1

    1 replies • 13885 views
  • Discussion

    16.5 Autorouting Error: SPECCTRA quit unexpectedly with an exit code of 19

    Category: PCB Design

    By dforsyth1

    •

    updated over 11 years ago by dforsyth1

    2 replies • 13955 views
  • Discussion

    timescale mismatch

    Category: Functional Verification

    By whiteriver1

    •

    started over 11 years ago

    0 replies • 14988 views
  • Discussion

    Problems with Vias

    Category: PCB Design

    By NicoDD

    •

    updated over 11 years ago by NicoDD

    2 replies • 13188 views
  • Discussion

    HOW to enable the Find Window?

    Category: PCB Design

    By KARPCB

    •

    updated over 11 years ago by KARPCB

    2 replies • 14671 views
  • Discussion

    Comparing two layout views

    Category: Custom IC SKILL

    By Jay Bharti

    •

    updated over 11 years ago by Jay Bharti

    2 replies • 16107 views
  • Discussion

    vr_ad register field printing

    Category: Functional Verification

    By bhaskarbhu

    •

    started over 11 years ago

    0 replies • 13337 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information