• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 185 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 90 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 87 Points
    • 4
      oldmouldy
      oldmouldy 80 Points
    • 5
      excellon1
      excellon1 66 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ADE simulation setup toolbar missing buttons

    Category: Custom IC Design

    By wgtkan

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 14885 views
  • Discussion

    Getting the list of parasitic contribution of each instance after a post-layout simulation

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 15373 views
  • Discussion

    Set leHiMarkNet default settings

    Category: Custom IC SKILL

    By psill000

    •

    updated over 8 years ago by Andrew Beckett

    2 replies • 13706 views
  • Discussion

    Skill for removing voids?

    Category: Allegro X PCB Editor

    By Olli

    •

    updated over 8 years ago by Ejlersen

    6 replies • 15675 views
  • Discussion

    How to creat a uniform distribution in source file for Monte-Carlo simulation?

    Category: Custom IC Design

    By UUinfini

    •

    updated over 8 years ago by lartola

    8 replies • 18858 views
  • Discussion

    Orcad netlist error caused by duplicated pin name

    Category: PCB Design

    By kevinwinder

    •

    updated over 8 years ago by UlfK

    4 replies • 26015 views
  • Discussion

    The issues with Ports!!!

    Category: RF Design

    By mehdina94rm

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 16777 views
  • Discussion

    Allegro 16.5 right side menus

    Category: PCB Design

    By pitbull107

    •

    updated over 8 years ago by steve

    4 replies • 13667 views
  • Discussion

    Allegro automatically creates large place-bound

    Category: PCB Design

    By svl123

    •

    updated over 8 years ago by svl123

    2 replies • 14622 views
  • Discussion

    ERROR: (IMPVL-375) while netlist import into Innovus

    Category: Digital Implementation

    By EHAHN

    •

    updated over 8 years ago by Kari

    1 replies • 14146 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information