• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ic5141 value stack (second) over flow problem

    Category: Custom IC Design

    By rockyman

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 13855 views
  • Discussion

    Write "Net Single Pin and No Pin" Allegro report into a spreadsheet

    Category: Allegro X PCB Editor

    By BinduSripad

    •

    updated over 10 years ago by BinduSripad

    6 replies • 6150 views
  • Discussion

    standard cell design

    Category: Custom IC Design

    By RajawatMANIT

    •

    started over 10 years ago

    0 replies • 13519 views
  • Discussion

    What's a Good Way of Automatically Assigning a Clearance from a Plane to a Pin or Class of Pins?

    Category: PCB Design

    By csoon1

    •

    updated over 10 years ago by redwire

    1 replies • 1815 views
  • Discussion

    capital letter / small letter

    Category: Custom IC SKILL

    By dakuang01

    •

    updated over 10 years ago by dakuang01

    2 replies • 19193 views
  • Discussion

    Interconnect reliability

    Category: Custom IC Design

    By rafaelon

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 13856 views
  • Discussion

    ADE windowID for a given sevSession?

    Category: Custom IC Design

    By yeh1

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 14448 views
  • Discussion

    difference between hb_mt_fd and hb_mt_fi

    Category: RF Design

    By asetji

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 14534 views
  • Discussion

    how replace by specific layer place

    Category: Custom IC SKILL

    By Kinneret

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 13638 views
  • Discussion

    CDL generation with command si: how to specify a path instead of "netlist" for the resultFile ?

    Category: Custom IC Design

    By samung

    •

    updated over 10 years ago by samung

    2 replies • 4222 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information