• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 51 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 4
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Need a quick explanation for back annotating parasitics in IC6.1.4

    Category: Custom IC Design

    By bnugent

    •

    updated over 10 years ago by Soroosh

    10 replies • 18512 views
  • Discussion

    smallest text

    Category: PCB Design

    By docb

    •

    updated over 10 years ago by docb

    16 replies • 22614 views
  • Discussion

    How to change schematic units in Allegro Design Entry

    Category: PCB Design

    By tmd63

    •

    updated over 10 years ago by oldmouldy

    1 replies • 15434 views
  • Discussion

    Layer Palette: Set Used Layers as default

    Category: Custom IC SKILL

    By jwpm

    •

    updated over 10 years ago by jwpm

    2 replies • 16226 views
  • Discussion

    Macromodel of a Current Steering DAC with ideal switches

    Category: Custom IC Design

    By zaratustra

    •

    updated over 10 years ago by zaratustra

    2 replies • 15753 views
  • Discussion

    extracting jitter from an eye diagram

    Category: Custom IC Design

    By svilen

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 19476 views
  • Discussion

    Simulating a logic library (without schematic views) in spectre

    Category: Custom IC Design

    By JohnB70

    •

    updated over 10 years ago by Andrew Beckett

    9 replies • 17206 views
  • Discussion

    Could the ideal delay cell of analogLib be used in PSS simulation?

    Category: RF Design

    By homerkwan

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 15958 views
  • Discussion

    What is the difference between ansCdlCompParamPrim and _ansCdlCompParamPrim ?

    Category: Custom IC SKILL

    By osam

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 1235 views
  • Discussion

    Move and offset updated symbol (component)

    Category: PCB Design

    By Grubi

    •

    updated over 10 years ago by GIRISH KUMAR

    5 replies • 16751 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information