• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 108 Points
    • 2
      excellon1
      excellon1 87 Points
    • 3
      DG202504226528
      DG202504226528 86 Points
    • 4
      DavidJHutchins
      DavidJHutchins 60 Points
    • 5
      avant
      avant 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,634 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Line to Shape Spacing DRC on Every Trace

    Category: PCB Design

    By Grue42

    •

    updated over 13 years ago by steve

    1 replies • 16638 views
  • Discussion

    How to know if leRegUserObjectSelectionFilter is running?

    Category: Custom IC SKILL

    By psill

    •

    updated over 13 years ago by Andrew Beckett

    5 replies • 14258 views
  • Discussion

    Fanout via get mirrored in allegro 16.2

    Category: PCB Design

    By tesgopi

    •

    updated over 13 years ago by tesgopi

    2 replies • 13064 views
  • Discussion

    How to generate ports in cellview for global pins?

    Category: Custom IC Design

    By bjbit

    •

    started over 13 years ago

    0 replies • 13285 views
  • Discussion

    Cannot pass parameters from virtuoso sch. into Verilog module

    Category: Custom IC Design

    By Pavel47

    •

    updated over 13 years ago by Pavel47

    13 replies • 23761 views
  • Discussion

    Padstacks

    Category: PCB Design

    By Carvey

    •

    updated over 13 years ago by steve

    1 replies • 12794 views
  • Discussion

    RC: to Remove PG pins from a Netlist..

    Category: Logic Design

    By Yemelya

    •

    updated over 13 years ago by bmiller

    1 replies • 14999 views
  • Discussion

    Model for non-linear load in Pspice?

    Category: PCB Design

    By Shalinii

    •

    updated over 13 years ago by Shalinii

    2 replies • 13642 views
  • Discussion

    transient noise spectre

    Category: Custom IC Design

    By soathana

    •

    updated over 13 years ago by soathana

    2 replies • 15868 views
  • Discussion

    A problem of spectre simulation

    Category: Custom IC Design

    By heli

    •

    updated over 13 years ago by heli

    4 replies • 15873 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information