• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 95 Points
    • 2
      Rita Fung
      Rita Fung 76 Points
    • 3
      AC202503109020
      AC202503109020 70 Points
    • 4
      AVAQ Semi
      AVAQ Semi 65 Points
    • 5
      ST202606301857
      ST202606301857 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,874 Points
    • 2
      oldmouldy
      oldmouldy 13,840 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Cross section of .brd for import to Ansys / Percentage of Copper per layer

    Category: PCB Design

    By CCR77

    •

    updated over 13 years ago by CCR77

    2 replies • 14958 views
  • Discussion

    how to export to GDS in batch mode IN IC06.13

    Category: Custom IC Design

    By ghrshomali

    •

    updated over 13 years ago by ghrshomali

    2 replies • 15710 views
  • Discussion

    Problem highlighting part

    Category: PCB Design

    By SteveJD

    •

    updated over 13 years ago by SteveJD

    4 replies • 16214 views
  • Discussion

    getting the label at tree view

    Category: Allegro X PCB Editor

    By D912349

    •

    updated over 13 years ago by Ejlersen

    1 replies • 14905 views
  • Discussion

    how to create an arbitrary size matrix with the elements alonging with specific distribution?

    Category: Custom IC SKILL

    By imagesensor123

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 15589 views
  • Discussion

    Error when plotting histogram in adexl

    Category: Custom IC Design

    By Kowshik

    •

    updated over 13 years ago by Andrew Beckett

    3 replies • 19398 views
  • Discussion

    spectre_simulation SPI

    Category: Custom IC Design

    By benao

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 5736 views
  • Discussion

    Inserting an image

    Category: PCB Design

    By budnoel

    •

    updated over 13 years ago by budnoel

    2 replies • 16203 views
  • Discussion

    merging the coverage from different testcase of the same DUT

    Category: Functional Verification

    By sumit joshi

    •

    started over 13 years ago

    0 replies • 15646 views
  • Discussion

    Error while trying to explore about get_inst_coverage

    Category: Functional Verification

    By omahesh

    •

    started over 13 years ago

    0 replies • 14650 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information