• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 110 Points
    • 2
      excellon1
      excellon1 90 Points
    • 3
      OO202504185631
      OO202504185631 50 Points
    • 3
      AM202508216721
      AM202508216721 50 Points
    • 3
      AG202508246034
      AG202508246034 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,171 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    use of Layer Mapping

    Category: PCB Design

    By jean1125 jean1125

    •

    updated over 14 years ago by jean1125

    2 replies • 13280 views
  • Discussion

    Adding a footprint manually to PCB

    Category: PCB Design

    By themaccabee themaccabee

    •

    updated over 14 years ago by Ejlersen

    1 replies • 12192 views
  • Discussion

    How i could divide the FPGA to multiple sections

    Category: PCB Design

    By Mohad Mohad

    •

    updated over 14 years ago by Ejlersen

    3 replies • 12428 views
  • Discussion

    .dll file

    Category: PCB Design

    By rwetz rwetz

    •

    updated over 14 years ago by Ejlersen

    7 replies • 19666 views
  • Discussion

    Help in stability analysis of LNA....

    Category: RF Design

    By Analog Design Analog Design

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 13576 views
  • Discussion

    Help for sensitivity analysis of LNA.?

    Category: RF Design

    By Analog Design Analog Design

    •

    updated over 14 years ago by Analog Design

    2 replies • 13639 views
  • Discussion

    Save Silkscreen Edits

    Category: PCB Design

    By techworks techworks

    •

    updated over 14 years ago by techworks

    2 replies • 12340 views
  • Discussion

    Design Entry HDL 16.3 - replace 100 components in schematic

    Category: PCB Design

    By K2J4 K2J4

    •

    updated over 14 years ago by djhutchi

    2 replies • 2924 views
  • Discussion

    How to locate registers with unconnected reset port

    Category: Digital Implementation

    By hnfq hnfq

    •

    updated over 14 years ago by hnfq

    1 replies • 13058 views
  • Discussion

    Can +ams and +sv options be used together in ncverilog

    Category: Functional Verification

    By Prachi1 Prachi1

    •

    updated over 14 years ago by tpylant

    1 replies • 13883 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information