• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 110 Points
    • 2
      excellon1
      excellon1 90 Points
    • 3
      OO202504185631
      OO202504185631 50 Points
    • 3
      AM202508216721
      AM202508216721 50 Points
    • 3
      AG202508246034
      AG202508246034 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    calcVal function works during the simulation, but fails after initiating re-evaluation

    Category: Custom IC Design

    By A1vis A1vis

    •

    updated 1 month ago by A1vis

    8 replies • 1694 views
  • Suggested Answer

    Cannot remove net from Relative Delay match group

    Category: Allegro X PCB Editor

    By avant avant

    •

    updated 1 month ago by lfarg

    2 replies • 5951 views
  • Discussion

    PSS/Pnoise analysis for divider circuit, input is pulse waveform from vsource with noise profile

    Category: Custom IC Design

    By Zaara Zaara

    •

    started 2 months ago

    0 replies • 243 views
  • Discussion

    Tolerance relaxation when calculating DC operating point - impact on accuracy of SP analysis

    Category: Custom IC Design

    By Macio Macio

    •

    updated 2 months ago by Macio

    2 replies • 461 views
  • Discussion

    Nested ddt Operator

    Category: Custom IC Design

    By JF202408126026 JF202408126026

    •

    updated 2 months ago by JF202408126026

    2 replies • 620 views
  • Answered

    Standard Bill of Material Template

    Category: Allegro X Capture CIS

    By Ben Bina Ben Bina

    •

    updated 2 months ago by PP202506235415

    3 replies • 667 views
  • Discussion

    using bus pin for inherited connection with AMS

    Category: Custom IC Design

    By Darrell L Darrell L

    •

    started 2 months ago

    0 replies • 570 views
  • Answered

    PDN Impedance Simulation

    Category: Sigrity

    By HirosakiOnda HirosakiOnda

    •

    updated 2 months ago by HirosakiOnda

    4 replies • 976 views
  • Suggested Answer

    How do I recover a previous installation of OrCAD

    Category: Allegro X Capture CIS

    By RWBurroughs RWBurroughs

    •

    updated 2 months ago by RWBurroughs

    5 replies • 685 views
  • Discussion

    Allegro - Tip of the week: Degas hole spacing between adjacent layers

    Category: Allegro X PCB Editor

    By Gowtham P Gowtham P

    •

    started 2 months ago

    0 replies • 207 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information