• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 105 Points
    • 4
      DavidJHutchins
      DavidJHutchins 75 Points
    • 5
      avant
      avant 71 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Answered

    Pcell Designer identifying names within an instance

    Category: PCell Designer

    By EMaz

    •

    updated over 1 year ago by EMaz

    4 replies • 7188 views
  • Discussion

    How can I get a handle to a nested procedure in skill++?

    Category: Custom IC SKILL

    By John Davis

    •

    updated over 1 year ago by AaronSymko

    9 replies • 6827 views
  • Discussion

    Assign a value to a symbol created by concat

    Category: Custom IC SKILL

    By Martinsh

    •

    updated over 1 year ago by AurelBuche

    6 replies • 5958 views
  • Discussion

    Mapping 18nm tech file

    Category: Digital Implementation

    By Mukesh Babu

    •

    started over 1 year ago

    0 replies • 4632 views
  • Discussion

    How to set ADE assembler expressions using the same output waveform resulting from different design variables?

    Category: Mixed-Signal Design

    By NewScreenName

    •

    started over 1 year ago

    0 replies • 4613 views
  • Suggested Answer

    trace width showing incorrect value when provided with layer thickness and impedance value

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 1 year ago by SandeepVarrier

    1 replies • 4992 views
  • Answered

    DRC error not showing for the unconnected pins

    Category: Allegro X Capture CIS

    By RohitRohan

    •

    updated over 1 year ago by oldmouldy

    1 replies • 3960 views
  • Discussion

    verification metrics on IMC

    Category: Functional Verification

    By Nir Z

    •

    updated over 1 year ago by StephenH

    8 replies • 9000 views
  • Discussion

    resizing of via or contact as PDK gets changed

    Category: Custom IC SKILL

    By yogeshjaiswalCAD

    •

    updated over 1 year ago by yogeshjaiswalCAD

    1 replies • 4660 views
  • Discussion

    Skill code to resizing of via or contact ( PDK gets changed) used in cell from top to bottom hierarchy

    Category: Custom IC SKILL

    By yogeshjaiswalCAD

    •

    updated over 1 year ago by yogeshjaiswalCAD

    1 replies • 4775 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information