• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 5
      Robert Finley
      Robert Finley 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Cadence Vrituoso

    Category: Custom IC Design

    By younghyun

    •

    updated over 3 years ago by pengchaoqun

    6 replies • 11849 views
  • Discussion

    Dc operating point info with spectre -X LX

    Category: Custom IC Design

    By sv srini

    •

    started over 3 years ago

    0 replies • 1928 views
  • Answered

    Connecting solid and crosshatched shapes

    Category: Allegro X PCB Editor

    By Jason T

    •

    updated over 3 years ago by excellon1

    3 replies • 10848 views
  • Suggested Answer

    constraint region - defining both single-ended and diff pair widths

    Category: Allegro X PCB Editor

    By Jason T

    •

    updated over 3 years ago by steve

    1 replies • 2711 views
  • Discussion

    how to include the verilogA content in the netlist

    Category: Custom IC Design

    By sjwprcker

    •

    updated over 3 years ago by sjwprcker

    7 replies • 13392 views
  • Discussion

    ARUGUMENTS error

    Category: Custom IC SKILL

    By Drake96

    •

    updated over 3 years ago by mbracht

    1 replies • 8976 views
  • Discussion

    Voltage jump in transient noise simulation when reading data from file

    Category: Custom IC Design

    By thegon

    •

    updated over 3 years ago by FormerMember

    3 replies • 10902 views
  • Discussion

    Virtuoso Constraints SKILL code: correct my cstFindFirstConstraint syntax

    Category: Custom IC Design

    By dfink

    •

    updated over 3 years ago by dfink

    3 replies • 9485 views
  • Not Answered

    Adding detailed SI constraints in schematic netlist

    Category: Design Entry HDL

    By Kamilo

    •

    started over 3 years ago

    0 replies • 6811 views
  • Discussion

    How to use “Quickplace” feature for component placement on your PCB

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 3 years ago

    0 replies • 9410 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information