• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Broad coupled differential pair routing

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12973 views
  • Discussion

    Attach signal name to part in Capture and display in Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 13475 views
  • Discussion

    Running SigXplorer in Batch Mode

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    11 replies • 18049 views
  • Discussion

    Rule AREA

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 13271 views
  • Discussion

    Pin Name

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 14161 views
  • Discussion

    Mask to Mask DRC (stacked blind vias)

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12708 views
  • Discussion

    Cannot create sub drawings

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 12846 views
  • Discussion

    export to IDF

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 13213 views
  • Discussion

    ALT SYM

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 13147 views
  • Discussion

    Definition of Cut-off Frequency & How to use it correctly

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 3014 views
  • Discussion

    Import 2 *.brd files -- merge boards : allegro PCB editor

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 2946 views
  • Discussion

    the slot hole syntax in NCLegend file (Allegro)

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 14304 views
  • Discussion

    What is the syntax for VIA_LIST net property?

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12418 views
  • Discussion

    Detecting Allegro database version

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 13871 views
  • Discussion

    Looking for a 64 bit PCI brd symbol

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12698 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information