• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Strange problem with routing

    7774 views
    3 replies
    Latest over 2 years ago
    by Hoangkhoipcb
  • Not Answered

    System Capture- Ref Des prefix for resistors/capacitors 0

    2708 views
    2 replies
    Latest over 2 years ago
    by CarolynM
  • Not Answered

    Orcad Pspice menu bar 0

    8024 views
    3 replies
    Latest over 2 years ago
    by coulonnus
  • Answered

    Creating a symbol with 5000+pins & 24 sections (OrCAD Capture 17.2 CIS) 0

    2901 views
    2 replies
    Latest over 2 years ago
    by khuang128
  • Not Answered

    Analog vs. Digital implementation in PSPICE 0

    3826 views
    0 replies
    Started over 2 years ago
    by jconradTI
  • Discussion

    Embedded Components in PCB

    8189 views
    0 replies
    Started over 2 years ago
    by SaiPavanl
  • Suggested Answer

    Simulation with Buck Controller LMR33620ARNX_TRANS does not work 0

    5652 views
    3 replies
    Latest over 2 years ago
    by retiredEE
  • Suggested Answer

    ipcBeginProcess asynchronously execution code 0

    4534 views
    3 replies
    Latest over 2 years ago
    by Kirti Sikri
  • Suggested Answer

    Create table using skill 0

    3257 views
    2 replies
    Latest over 2 years ago
    by AsbjornEdvalds
  • Suggested Answer

    ODB++ Inside not working 0

    10478 views
    3 replies
    Latest over 2 years ago
    by masamasa
  • Suggested Answer

    Footprint Cutout Not Updating on Layout 0

    8373 views
    4 replies
    Latest over 2 years ago
    by SandeepVarrier
  • Suggested Answer

    OrCAD Capture CIS: Export BOM via TCL 0

    6103 views
    5 replies
    Latest over 2 years ago
    by CadAP
  • Answered

    How do you assign multiple resistors to one library part? 0

    6929 views
    4 replies
    Latest over 2 years ago
    by Sky Panda
  • Not Answered

    POSTOL and NEGTOL for Montecarlo Analysis 0

    6007 views
    3 replies
    Latest over 2 years ago
    by TechiEE12
  • Discussion

    What are the common design rule checks you use for schematic audit?

    4704 views
    0 replies
    Started over 2 years ago
    by Krishnadas
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information