• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to mirror/flip a PCB design in Allegro Free Physical Viewer? Locked

    10710 views
    1 reply
    Latest over 4 years ago
    by DavidJHutchins
  • Discussion

    PCB Allegro Free viewer Locked

    12119 views
    1 reply
    Latest over 4 years ago
    by DavidJHutchins
  • Discussion

    Thermal pad connections trace width

    10670 views
    3 replies
    Latest over 4 years ago
    by LSAUGE
  • Discussion

    Allegro 3D model not rendering in correct location

    13119 views
    6 replies
    Latest over 4 years ago
    by m0lts
  • Discussion

    Calculator Capacitance Parastic Locked

    10585 views
    0 replies
    Started over 4 years ago
    by Filo88
  • Discussion

    Plated Mounting Hole covered by SolderMask

    15003 views
    10 replies
    Latest over 4 years ago
    by steve
  • Not Answered

    Change Title Block Parameters Beyond Variant Name with each Variant Schematic View - Capture CIS 0

    3614 views
    2 replies
    Latest over 4 years ago
    by Byron365
  • Discussion

    Via array not connecting to net.

    12008 views
    4 replies
    Latest over 4 years ago
    by G2AS
  • Discussion

    Allegro interface options

    10052 views
    3 replies
    Latest over 4 years ago
    by steve
  • Discussion

    DRC Error not displayed when Package to Package spacing is not sufficient Locked

    11851 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    Control of the subclasses used for mask layers in 3D canvas Locked

    9574 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    Board Design Outline expanded Locked

    10223 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    How to test a thyristor and distinguish an ordinary one and GTO ?

    15158 views
    2 replies
    Latest over 4 years ago
    by Shauna Garcia
  • Discussion

    How can I set reverse shape (postive to negative)? Locked

    9144 views
    0 replies
    Started over 4 years ago
    by ichliebedich
  • Discussion

    Line to Shape spacing in Constraint Region - doesn't work! Locked

    3694 views
    1 reply
    Latest over 4 years ago
    by IMAN77
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information