• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Design Rule Checks on the fly

    9066 views
    0 replies
    Started over 4 years ago
    by DesignTech
  • Discussion

    New Topic for IC Packaging

    16478 views
    2 replies
    Latest over 4 years ago
    by farooq052071
  • Discussion

    Why to use Allegro System Capture – Custom Variables

    9594 views
    0 replies
    Started over 4 years ago
    by DesignTech
  • Discussion

    Allegro - Tip of the Week: Deleting Elements using Function Key

    2300 views
    0 replies
    Started over 4 years ago
    by PCBTech
  • Discussion

    How to generate a Bode plot in PSpice

    22941 views
    0 replies
    Started over 4 years ago
    by DesignTech
  • Not Answered

    Shape Edit mode not working 0

    12548 views
    1 reply
    Latest over 4 years ago
    by mrbill68
  • Discussion

    Compare the database footprint with library footprint -Skill

    12333 views
    10 replies
    Latest over 4 years ago
    by mstaub
  • Not Answered

    Differential pair spacing DRC 0

    12739 views
    1 reply
    Latest over 4 years ago
    by Vipulc
  • Not Answered

    Method to export object and net name 0

    9794 views
    2 replies
    Latest over 4 years ago
    by kakri
  • Discussion

    Via-to-Via Coupling: How to remove the noise

    9850 views
    0 replies
    Started over 4 years ago
    by PCBTech
  • Discussion

    OrCAD - Tip of the Week: Rename a user-defined property in the design

    2071 views
    0 replies
    Started over 4 years ago
    by DesignTech
  • Answered

    Overlapping a slot and a hole in a footprint (and copper shapes + stitching vias too!) 0

    13228 views
    3 replies
    Latest over 4 years ago
    by bengelJF
  • Discussion

    Skill code to Calculating PCB Real-estate usage using placement boundaries and package keep ins

    16232 views
    8 replies
    Latest over 4 years ago
    by jgregoire
  • Suggested Answer

    Internal unused via pad suppression on power layers not working 0

    14441 views
    4 replies
    Latest over 4 years ago
    by steve
  • Not Answered

    Delay Tune Option - 17.4 OrCAD PCB Designer Standard 0

    1947 views
    1 reply
    Latest over 4 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information