Cadence Community

Forum - Thread List

Suggested Answer

how to get the data of component place(component place Top/Bottom on pcb) 0

1739 views

2 replies

Latest over 2 years ago
by NG202409088131
Discussion

Find the calibrated code in DC before moving to next Test Locked

3906 views

0 replies

Started over 2 years ago
by HongJian
Discussion

Defining custom sigType Locked

4265 views

1 reply

Latest over 2 years ago
by Andrew Beckett
Discussion

Cell layout bigger than PR Boundary Locked

6871 views

1 reply

Latest over 2 years ago
by Andrew Beckett
Discussion

Importing package in AMS simulation Locked

5245 views

0 replies

Started over 2 years ago
by MostafaAbedi
Answered

Allegro free view setup - change mouse settings +1

4049 views

3 replies

Latest over 2 years ago
by cedar
Discussion

Missing pins in symbol creation of systemVerilog module Locked

7361 views

4 replies

Latest over 2 years ago
by MostafaAbedi
Discussion

Tracing a net connection from M1 to the top most metal in layout using SKILL script Locked

7643 views

7 replies

Latest over 2 years ago
by MSP032
Discussion

how to set stop list for a hierarchical instance by using cphSetInstStopList ? Locked

4057 views

0 replies

Started over 2 years ago
by DaveZhang
Not Answered

How to resolve this error while adding element in AWR? 0

2907 views

1 reply

Latest over 2 years ago
by OscPn
Discussion

Load Pull transistor simulation Locked

10281 views

4 replies

Latest over 2 years ago
by Azaro
Discussion

control size of hiDisplayProgressBox Locked

4893 views

3 replies

Latest over 2 years ago
by Andrew Beckett
Discussion

Why my Verilog‘s digital outputs are correct in Vivado but 'x' in Cadence AMS? Locked

3486 views

4 replies

Latest over 2 years ago
by Cookies
Not Answered

Load Pull - Power delivered to the load 0

1559 views

1 reply

Latest over 2 years ago
by CurtisAWR
Discussion

Getting error while adding element in AWR software Locked

6482 views

1 reply

Latest over 2 years ago
by CurtisAWR

how to get the data of component place(component place Top/Bottom on pcb) 0

Find the calibrated code in DC before moving to next Test Locked

Defining custom sigType Locked

Cell layout bigger than PR Boundary Locked

Importing package in AMS simulation Locked

Allegro free view setup - change mouse settings +1

Missing pins in symbol creation of systemVerilog module Locked

Tracing a net connection from M1 to the top most metal in layout using SKILL script Locked

how to set stop list for a hierarchical instance by using cphSetInstStopList ? Locked

How to resolve this error while adding element in AWR? 0

Load Pull transistor simulation Locked

control size of hiDisplayProgressBox Locked

Why my Verilog‘s digital outputs are correct in Vivado but 'x' in Cadence AMS? Locked

Load Pull - Power delivered to the load 0

Getting error while adding element in AWR software Locked