• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    how to fix the cdl file import error in virtuoso, please expert help on it. Locked

    4373 views
    0 replies
    Started over 1 year ago
    by axlrose2138
  • Discussion

    Monte Carlo simulations not proceedings for the last few jobs/points Locked

    4455 views
    13 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Answered

    contracting shapes with voids 0

    5176 views
    3 replies
    Latest over 1 year ago
    by masamasa
  • Discussion

    AWR Product Page in Cadence Online Support

    2613 views
    0 replies
    Started over 1 year ago
    by CurtisAWR
  • Answered

    PSpice’s DC power supply still displays 0V after setting the voltage +1

    1977 views
    2 replies
    Latest over 1 year ago
    by AyushD
  • Suggested Answer

    Modify design Padstack with Flash Symbol doesn't work 0

    2428 views
    4 replies
    Latest over 1 year ago
    by avant
  • Discussion

    Transient Simulation of a Capacitive Charge Pump Circuit Locked

    5023 views
    1 reply
    Latest over 1 year ago
    by ZekeYeager
  • Answered

    Reduce computing +1

    2493 views
    1 reply
    Latest over 1 year ago
    by Gaurav
  • Suggested Answer

    OrCAD PDF Export Garbled Code 0

    7706 views
    7 replies
    Latest over 1 year ago
    by Ulf K
  • Discussion

    Opening schematic in descend hierarchy Locked

    4129 views
    0 replies
    Started over 1 year ago
    by SriniTI
  • Answered

    Creating custom refdes 0

    5092 views
    3 replies
    Latest over 1 year ago
    by kevinlin
  • Discussion

    Allegro X APD - Tip of the week: Wondering how to set two adjacent layers as conductor layers! Then this post should help you.

    1092 views
    0 replies
    Started over 1 year ago
    by geda
  • Discussion

    Specifying the placement of submodules in the top module during the pnr using Innovus Locked

    4699 views
    0 replies
    Started over 1 year ago
    by HYMYH
  • Answered

    Renaming the Offpage Connector Name Using TCL +1

    1529 views
    2 replies
    Latest over 1 year ago
    by karthikeyank
  • Answered

    Cores +1

    4671 views
    5 replies
    Latest over 1 year ago
    by TobiasB
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information