• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Artwork Generation Issues (OrCAD PCB Designer Professional 16.5) Locked

    13601 views
    2 replies
    Latest over 13 years ago
    by David Yackman
  • Discussion

    Conditional inclusion and mpp Locked

    13952 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    DRACULA LVS problem for checking diode area Locked

    13791 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    OrCAD PCB Designer Questions Locked

    15810 views
    7 replies
    Latest over 13 years ago
    by David Yackman
  • Discussion

    issues with abstract generator Locked

    14436 views
    2 replies
    Latest over 13 years ago
    by gnangotzi
  • Discussion

    How to highlight transistors in Virtuoso Schematic Window according to a text file Locked

    14414 views
    2 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Help on Command to change library name for instance Locked

    15718 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    IC6.15: Create sub-circuits directly from schematic? Locked

    13798 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    pipo command not found Locked

    14083 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    compilation error in ncsc_run Locked

    13396 views
    0 replies
    Started over 13 years ago
    by ravi999
  • Discussion

    Netrev.lst warnings Locked

    13824 views
    1 reply
    Latest over 13 years ago
    by djhutchi
  • Discussion

    Flattened schematic not differentiating the reuse designs for each module i.e. Ref Des R129_1, R129_2, etc. rather than R129 (DEHDL 16.5) Locked

    14151 views
    5 replies
    Latest over 13 years ago
    by KoolKat
  • Discussion

    Allegro Design Entry HDL version 16.3 Locked

    13748 views
    3 replies
    Latest over 13 years ago
    by KoolKat
  • Discussion

    how to do dummy fill? Locked

    16461 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    MMSIM 111 vs MMSIM 711 veriloga compilation Locked

    13965 views
    2 replies
    Latest over 13 years ago
    by eppo
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information