• Discussion

  RTL compiler: how to do bottom-up synthesis Locked

  16967 views
  4 replies
  Latest over 14 years ago
  by airland
• Discussion

  How to make Closed polygon Locked

  20255 views
  6 replies
  Latest over 14 years ago
  by Raam
• Discussion

  Undesirable buffer insertion for constant pins attached to an instantiated hard macro Locked

  15465 views
  4 replies
  Latest over 14 years ago
  by grasshopper
• Discussion

  Layout of Enclosed Gate Transistors (EGTs or ELTs) Locked

  14350 views
  2 replies
  Latest over 14 years ago
  by bnugent
• Discussion

  How can I specify the number of cores RTL compiler uses for processing? Locked

  14899 views
  1 reply
  Latest over 14 years ago
  by grasshopper
• Discussion

  Job Description - Staff PCB Designer Locked

  1412 views
  2 replies
  Latest over 14 years ago
  by aruprecht1
• Discussion

  Generating a component Footprint List from PCB Locked

  12998 views
  2 replies
  Latest over 14 years ago
  by oldmouldy
• Discussion

  qrc parasitic c extraction for reflected caps Locked

  14278 views
  1 reply
  Latest over 14 years ago
  by Quek
• Discussion

  Problems to export CDL Locked

  16300 views
  4 replies
  Latest over 14 years ago
  by Pobyms
• Discussion

  Confused TechFile & Simulation Locked

  991 views
  1 reply
  Latest over 14 years ago
  by Quek
• Discussion

  TFT and BSIM device equations Locked

  14592 views
  1 reply
  Latest over 14 years ago
  by Quek
• Discussion

  New long elaboration step in ncsim (incisiv10.2) ? Locked

  13516 views
  1 reply
  Latest over 14 years ago
  by Quek
• Discussion

  Calculation of Sub Threshold and Gate Leakage Power Locked

  14531 views
  1 reply
  Latest over 14 years ago
  by Quek
• Discussion

  Simple yet tricky: How to instance an entire library? Locked

  13615 views
  1 reply
  Latest over 14 years ago
  by Quek
• Discussion

  Class AB Power Amplifier Problem Locked

  13914 views
  0 replies
  Started over 14 years ago
  by Palanisamy